skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:030370/0092   Pages: 3
Recorded: 05/07/2013
Attorney Dkt #:MERGER-ENTERPRISE-ISSUED
Conveyance: MERGER (SEE DOCUMENT FOR DETAILS).
Total properties: 28
1
Patent #:
7307978
Issue Dt:
12/11/2007
Application #:
09847765
Filing Dt:
05/01/2001
Publication #:
US20020163912
Pub Dt:
11/07/2002
Title:
METHOD AND SYSTEM FOR ROUTING PACKETS THROUGH A NETWORK BY EMPLOYING GEOGRAPHICAL POSITION DATA
2
Patent #:
6730944
Issue Dt:
05/04/2004
Application #:
10354276
Filing Dt:
01/30/2003
Title:
INP BASED HIGH TEMPERATURE LASERS WITH INASP QUANTUM WELL LAYERS AND BARRIER LAYERS OF GAX(ALLN)1-XP
3
Patent #:
7451418
Issue Dt:
11/11/2008
Application #:
11523247
Filing Dt:
09/19/2006
Publication #:
US20070032065
Pub Dt:
02/08/2007
Title:
ALPHA-PARTICLE-TOLERANT SEMICONDUCTOR DIE SYSTEMS, DEVICES, COMPONENTS AND METHODS FOR OPTIMIZING CLOCK RATES AND MINIMIZING DIE SIZE
4
Patent #:
7609125
Issue Dt:
10/27/2009
Application #:
11580444
Filing Dt:
10/13/2006
Publication #:
US20080088007
Pub Dt:
04/17/2008
Title:
SYSTEM, DEVICE AND METHOD FOR REDUCING CROSS-TALK IN DIFFERENTIAL SIGNAL CONDUCTOR PAIRS
5
Patent #:
7501836
Issue Dt:
03/10/2009
Application #:
11599027
Filing Dt:
11/14/2006
Publication #:
US20080111562
Pub Dt:
05/15/2008
Title:
APPARATUS AND METHOD FOR DETERMINING CAPACITANCE VARIATION IN AN INTEGRATED CIRCUIT
6
Patent #:
7977992
Issue Dt:
07/12/2011
Application #:
11599236
Filing Dt:
11/14/2006
Publication #:
US20080113642
Pub Dt:
05/15/2008
Title:
PRECISION PHASE GENERATOR AND METHOD FOR PHASE GENERATION
7
Patent #:
7545195
Issue Dt:
06/09/2009
Application #:
11599237
Filing Dt:
11/14/2006
Publication #:
US20080111608
Pub Dt:
05/15/2008
Title:
VARIABLE DELAY ELEMENT
8
Patent #:
7741879
Issue Dt:
06/22/2010
Application #:
11677902
Filing Dt:
02/22/2007
Publication #:
US20080204082
Pub Dt:
08/28/2008
Title:
APPARATUS AND METHOD FOR GENERATING A CONSTANT LOGICAL VALUE IN AN INTEGRATED CIRCUIT
9
Patent #:
7952398
Issue Dt:
05/31/2011
Application #:
11741115
Filing Dt:
04/27/2007
Publication #:
US20080268804
Pub Dt:
10/30/2008
Title:
BIAS CIRCUIT FOR COMMON-MODE AND SEMICONDUCTOR PROCESS VOLTAGE AND TEMPERATURE OPTIMIZATION FOR A RECEIVER ASSEMBLY
10
Patent #:
7570083
Issue Dt:
08/04/2009
Application #:
11741138
Filing Dt:
04/27/2007
Publication #:
US20080265986
Pub Dt:
10/30/2008
Title:
HIGH-SPEED RECEIVER ASSEMBLY
11
Patent #:
7548174
Issue Dt:
06/16/2009
Application #:
11867238
Filing Dt:
10/04/2007
Publication #:
US20090091369
Pub Dt:
04/09/2009
Title:
SYSTEM AND METHOD FOR EQUALIZING TRANSITION DENSITY IN AN INTEGRATED CIRCUIT
12
Patent #:
7739567
Issue Dt:
06/15/2010
Application #:
12037157
Filing Dt:
02/26/2008
Publication #:
US20090217113
Pub Dt:
08/27/2009
Title:
UTILIZING SERIALIZER-DESERIALIZER TRANSMIT AND RECEIVE PADS FOR PARALLEL SCAN TEST DATA
13
Patent #:
7742427
Issue Dt:
06/22/2010
Application #:
12037185
Filing Dt:
02/26/2008
Publication #:
US20090213913
Pub Dt:
08/27/2009
Title:
INTERNAL LOOP-BACK ARCHITECTURE FOR PARALLEL SERIALIZER/DESERIALIZER (SERDES)
14
Patent #:
7882474
Issue Dt:
02/01/2011
Application #:
12049645
Filing Dt:
03/17/2008
Publication #:
US20090235218
Pub Dt:
09/17/2009
Title:
TESTING PHASE ERROR OF MULTIPLE ON-DIE CLOCKS
15
Patent #:
7855614
Issue Dt:
12/21/2010
Application #:
12122426
Filing Dt:
05/16/2008
Publication #:
US20090284324
Pub Dt:
11/19/2009
Title:
INTEGRATED CIRCUIT TRANSMISSION LINES, METHODS FOR DESIGNING INTEGRATED CIRCUITS USING THE SAME AND METHODS TO IMPROVE RETURN LOSS
16
Patent #:
8133760
Issue Dt:
03/13/2012
Application #:
12470680
Filing Dt:
05/22/2009
Publication #:
US20100297787
Pub Dt:
11/25/2010
Title:
SYSTEM AND METHOD FOR BACKSIDE CIRCUIT EDITING ON FULL THICKNESS SILICON DEVICE
17
Patent #:
8281190
Issue Dt:
10/02/2012
Application #:
12534150
Filing Dt:
08/02/2009
Publication #:
US20110029813
Pub Dt:
02/03/2011
Title:
CIRCUITS AND METHODS FOR PROCESSING MEMORY REDUNDANCY DATA
18
Patent #:
8234422
Issue Dt:
07/31/2012
Application #:
12557658
Filing Dt:
09/11/2009
Publication #:
US20110063931
Pub Dt:
03/17/2011
Title:
INTERFACES, CIRCUITS, AND METHODS FOR COMMUNICATING WITH A DOUBLE DATA RATE MEMORY DEVICE
19
Patent #:
8358548
Issue Dt:
01/22/2013
Application #:
12581202
Filing Dt:
10/19/2009
Publication #:
US20110090751
Pub Dt:
04/21/2011
Title:
METHODS FOR EFFICIENTLY REPAIRING EMBEDDED DYNAMIC RANDOM-ACCESS MEMORY HAVING MARGINALLY FAILING CELLS
20
Patent #:
8145959
Issue Dt:
03/27/2012
Application #:
12604643
Filing Dt:
10/23/2009
Publication #:
US20110099440
Pub Dt:
04/28/2011
Title:
SYSTEMS AND METHODS FOR MEASURING SOFT ERRORS AND SOFT ERROR RATES IN AN APPLICATION SPECIFIC INTEGRATED CIRCUIT
21
Patent #:
7982516
Issue Dt:
07/19/2011
Application #:
12727363
Filing Dt:
03/19/2010
Title:
RC-BASED DELAY ELEMENT AND METHOD FOR REDUCING FREQUENCY INDUCED DELAY VARIATION
22
Patent #:
8174108
Issue Dt:
05/08/2012
Application #:
12730947
Filing Dt:
03/24/2010
Publication #:
US20110233757
Pub Dt:
09/29/2011
Title:
METHOD FOR FACILITATING THE STACKING OF INTEGRATED CIRCUITS HAVING DIFFERENT AREAS AND AN INTEGRATED CIRCUIT PACKAGE CONSTRUCTED BY THE METHOD
23
Patent #:
8359438
Issue Dt:
01/22/2013
Application #:
12782579
Filing Dt:
05/18/2010
Publication #:
US20110289256
Pub Dt:
11/24/2011
Title:
MEMORY BANKING SYSTEM AND METHOD TO INCREASE MEMORY BANDWIDTH VIA PARALLEL READ AND WRITE OPERATIONS
24
Patent #:
8332802
Issue Dt:
12/11/2012
Application #:
12911156
Filing Dt:
10/25/2010
Publication #:
US20120102448
Pub Dt:
04/26/2012
Title:
SYSTEMS, METHODS, AND PROGRAMS FOR LEAKAGE POWER AND TIMING OPTIMIZATION IN INTEGRATED CIRCUIT DESIGNS
25
Patent #:
8358504
Issue Dt:
01/22/2013
Application #:
13008461
Filing Dt:
01/18/2011
Publication #:
US20120182688
Pub Dt:
07/19/2012
Title:
DIRECT COOLING SYSTEM AND METHOD FOR TRANSCEIVERS
26
Patent #:
8188766
Issue Dt:
05/29/2012
Application #:
13024633
Filing Dt:
02/10/2011
Title:
SELF-CONTAINED SYSTEMS INCLUDING SCALABLE AND PROGRAMMABLE DIVIDER ARCHITECTURES AND METHODS FOR GENERATING A FREQUENCY ADJUSTABLE CLOCK SIGNAL
27
Patent #:
8352896
Issue Dt:
01/08/2013
Application #:
13036364
Filing Dt:
02/28/2011
Publication #:
US20120221996
Pub Dt:
08/30/2012
Title:
SYSTEM AND METHOD FOR DISTRIBUTION ANALYSIS OF STACKED-DIE INTEGRATED CIRCUITS
28
Patent #:
8279697
Issue Dt:
10/02/2012
Application #:
13281303
Filing Dt:
10/25/2011
Publication #:
US20120039136
Pub Dt:
02/16/2012
Title:
CIRCUITS AND METHODS FOR REDUCING NOISE IN THE POWER SUPPLY OF CIRCUITS COUPLED TO A BIDIRECTIONAL BUS
Assignor
1
AVAGO TECHNOLOGIES ENTERPRISE IP (SINGAPORE) PTE. LTD.
Exec Dt:
10/30/2012
Assignee
1
AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
NO. 1 YISHUN AVENUE 7
SINGAPORE, SINGAPORE 768923
Correspondence name and address
KATHY MANKE
4380 ZIEGLER ROAD
FORT COLLINS, CO 80525

Search Results as of: 05/24/2024 08:16 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT