skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:056603/0094   Pages: 4
Recorded: 06/16/2021
Attorney Dkt #:CONVERSANT TO MOSAID
Conveyance: CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).
Total properties: 30
1
Patent #:
Issue Dt:
09/28/2010
Application #:
11779685
Filing Dt:
07/18/2007
Publication #:
Pub Dt:
09/11/2008
Title:
PARTIAL BLOCK ERASE ARCHITECTURE FOR FLASH MEMORY
2
Patent #:
Issue Dt:
01/12/2010
Application #:
11829410
Filing Dt:
07/27/2007
Publication #:
Pub Dt:
08/21/2008
Title:
NON-VOLATILE MEMORY WITH DYNAMIC MULTI-MODE OPERATION
3
Patent #:
Issue Dt:
03/08/2011
Application #:
11840692
Filing Dt:
08/17/2007
Publication #:
Pub Dt:
02/28/2008
Title:
MODULAR COMMAND STRUCTURE FOR MEMORY AND MEMORY SYSTEM
4
Patent #:
Issue Dt:
08/25/2015
Application #:
11873330
Filing Dt:
10/16/2007
Publication #:
Pub Dt:
10/23/2008
Title:
BALANCED PSEUDO-RANDOM BINARY SEQUENCE GENERATOR
5
Patent #:
Issue Dt:
11/16/2010
Application #:
12134451
Filing Dt:
06/06/2008
Publication #:
Pub Dt:
12/11/2008
Title:
DYNAMIC IMPEDANCE CONTROL FOR INPUT/OUTPUT BUFFERS
6
Patent #:
Issue Dt:
11/02/2010
Application #:
12275701
Filing Dt:
11/21/2008
Publication #:
Pub Dt:
03/19/2009
Title:
MEMORY WITH OUTPUT CONTROL
7
Patent #:
Issue Dt:
10/25/2011
Application #:
12635280
Filing Dt:
12/10/2009
Publication #:
Pub Dt:
07/08/2010
Title:
NON-VOLATILE MEMORY WITH DYNAMIC MULTI-MODE OPERATION
8
Patent #:
Issue Dt:
09/23/2014
Application #:
12785099
Filing Dt:
05/21/2010
Publication #:
Pub Dt:
09/09/2010
Title:
PARTIAL BLOCK ERASE ARCHITECTURE FOR FLASH MEMORY
9
Patent #:
Issue Dt:
06/12/2012
Application #:
12882931
Filing Dt:
09/15/2010
Publication #:
Pub Dt:
01/06/2011
Title:
MEMORY WITH OUTPUT CONTROL
10
Patent #:
Issue Dt:
10/11/2011
Application #:
12915796
Filing Dt:
10/29/2010
Publication #:
Pub Dt:
02/24/2011
Title:
DYNAMIC IMPEDANCE CONTROL FOR INPUT/OUTPUT BUFFERS
11
Patent #:
Issue Dt:
03/20/2012
Application #:
13091479
Filing Dt:
04/21/2011
Publication #:
Pub Dt:
08/11/2011
Title:
SOURCE SIDE ASYMMETRICAL PRECHARGE PROGRAMMING SCHEME
12
Patent #:
Issue Dt:
03/05/2013
Application #:
13239813
Filing Dt:
09/22/2011
Publication #:
Pub Dt:
01/26/2012
Title:
NON-VOLATILE MEMORY WITH DYNAMIC MULTI-MODE OPERATION
13
Patent #:
Issue Dt:
09/30/2014
Application #:
13248330
Filing Dt:
09/29/2011
Publication #:
Pub Dt:
01/26/2012
Title:
DYNAMIC IMPEDANCE CONTROL FOR INPUT/OUTPUT BUFFERS
14
Patent #:
Issue Dt:
09/23/2014
Application #:
13302413
Filing Dt:
11/22/2011
Publication #:
Pub Dt:
03/15/2012
Title:
SYSTEM AND METHOD OF PAGE BUFFER OPERATION FOR MEMORY DEVICES
15
Patent #:
Issue Dt:
09/17/2013
Application #:
13365913
Filing Dt:
02/03/2012
Publication #:
Pub Dt:
10/18/2012
Title:
SOURCE SIDE ASYMMETRICAL PRECHARGE PROGRAMMING SCHEME
16
Patent #:
Issue Dt:
04/23/2013
Application #:
13463339
Filing Dt:
05/03/2012
Publication #:
Pub Dt:
08/23/2012
Title:
MEMORY WITH OUTPUT CONTROL
17
Patent #:
Issue Dt:
10/08/2013
Application #:
13757250
Filing Dt:
02/01/2013
Publication #:
Pub Dt:
06/06/2013
Title:
NON-VOLATILE MEMORY WITH DYNAMIC MULTI-MODE OPERATION
18
Patent #:
Issue Dt:
02/18/2014
Application #:
13867437
Filing Dt:
04/22/2013
Publication #:
Pub Dt:
09/05/2013
Title:
MEMORY WITH OUTPUT CONTROL
19
Patent #:
Issue Dt:
07/01/2014
Application #:
14022805
Filing Dt:
09/10/2013
Publication #:
Pub Dt:
01/09/2014
Title:
NON-VOLATILE MEMORY WITH DYNAMIC MULTI-MODE OPERATION
20
Patent #:
Issue Dt:
02/09/2016
Application #:
14156047
Filing Dt:
01/15/2014
Publication #:
Pub Dt:
05/15/2014
Title:
MEMORY WITH OUTPUT CONTROL
21
Patent #:
Issue Dt:
12/05/2017
Application #:
14457567
Filing Dt:
08/12/2014
Publication #:
Pub Dt:
02/12/2015
Title:
SYSTEM AND METHOD OF PAGE BUFFER OPERATION FOR MEMORY DEVICES
22
Patent #:
Issue Dt:
03/29/2016
Application #:
14499275
Filing Dt:
09/29/2014
Publication #:
Pub Dt:
01/08/2015
Title:
DYNAMIC IMPEDANCE CONTROL FOR INPUT/OUTPUT BUFFERS
23
Patent #:
Issue Dt:
12/20/2016
Application #:
14984303
Filing Dt:
12/30/2015
Publication #:
Pub Dt:
07/21/2016
Title:
FLASH MEMORY SYSTEM
24
Patent #:
Issue Dt:
10/03/2017
Application #:
15345552
Filing Dt:
11/08/2016
Publication #:
Pub Dt:
03/16/2017
Title:
FLASH MEMORY SYSTEM
25
Patent #:
Issue Dt:
03/31/2020
Application #:
15457680
Filing Dt:
03/13/2017
Publication #:
Pub Dt:
12/20/2018
Title:
DYNAMIC IMPEDANCE CONTROL FOR INPUT/OUTPUT BUFFERS
26
Patent #:
Issue Dt:
05/08/2018
Application #:
15692206
Filing Dt:
08/31/2017
Publication #:
Pub Dt:
12/21/2017
Title:
FLASH MEMORY DEVICE
27
Patent #:
Issue Dt:
05/15/2018
Application #:
15868219
Filing Dt:
01/11/2018
Publication #:
Pub Dt:
05/17/2018
Title:
MEMORY WITH OUTPUT CONTROL
28
Patent #:
Issue Dt:
03/05/2019
Application #:
15937937
Filing Dt:
03/28/2018
Publication #:
Pub Dt:
09/13/2018
Title:
NON-VOLATILE MEMORY DEVICE
29
Patent #:
Issue Dt:
06/09/2020
Application #:
16249482
Filing Dt:
01/16/2019
Publication #:
Pub Dt:
07/11/2019
Title:
NON-VOLATILE MEMORY DEVICE
30
Patent #:
Issue Dt:
04/20/2021
Application #:
16795786
Filing Dt:
02/20/2020
Publication #:
Pub Dt:
08/20/2020
Title:
DYNAMIC IMPEDANCE CONTROL FOR INPUT/OUTPUT BUFFERS
Assignor
1
Exec Dt:
04/01/2021
Assignee
1
515 LEGGET DRIVE
SUITE 704
OTTAWA, CANADA K2K 3G4
Correspondence name and address
CONVERSANT IP MANAGEMENT CORP.
5830 GRANITE PARKWAY #100-247
SUITE 247
PLANO, TX 75024

Search Results as of: 05/23/2024 11:17 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT