Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 026945/0095 | |
| Pages: | 11 |
| | Recorded: | 09/21/2011 | | |
| Attorney Dkt #: | 088245-VARIOUS |
| Conveyance: | CORRECTIVE ASSIGNMENT TO CORRECT THE ABSENCE OF A MISSING PAGE WHICH IS THE ENGLISH TRANSLATION OF A SHEET OF A NON-ENGLISH DOCUMENT PREVIOUSLY RECORDED ON REEL 000949 FRAME 001. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. |
|
|
Total properties:
4
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
08541600
|
Filing Dt:
|
10/10/1995
|
|
Title:
|
METHOD OF AND MEANS FOR ACCESSING AN ADDRESS BY RESPECTIVELY SUBSTRACTING BASE ADDRESSES OF MEMORY INTEGRATED CIRCUITS FROM AN ACCESS ADDRESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08554490
|
Filing Dt:
|
11/07/1995
|
|
Title:
|
COMPUTER KEYBOARD POWER SAVING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
08965581
|
Filing Dt:
|
11/06/1997
|
|
Title:
|
DYNAMIC INPUT REFERENCE VOLTAGE ADJUSTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
09002930
|
Filing Dt:
|
01/05/1998
|
|
Title:
|
METHOD OF FABRICATING A CMOS TRANSISTOR
|
|
|
Assignee
|
|
|
|
|
| SCIENCE-BASED INDUSTRIAL PARK |
| NO. 5, CREATION ROAD II |
| HSINCHU, TAIWAN |
|
|
Correspondence name and address
|
| |
PAUL S, HUNTER
|
| |
FOLEY & LARDNER LLP
|
| |
150 E. GILMAN ST.
|
| |
MADISON, WI 53701-1497
|
Search Results as of:
05/29/2024 11:08 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
