skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:049770/0101   Pages: 11
Recorded: 07/16/2019
Attorney Dkt #:TW2085_NO209-228
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 20
1
Patent #:
Issue Dt:
05/31/2011
Application #:
12353260
Filing Dt:
01/14/2009
Publication #:
Pub Dt:
07/15/2010
Title:
PROCESS FOR FABRICATING CROWN CAPACITORS OF DRAM AND CAPACITOR STRUCTURE
2
Patent #:
Issue Dt:
03/29/2011
Application #:
12468074
Filing Dt:
05/19/2009
Publication #:
Pub Dt:
11/25/2010
Title:
JUNCTION-FREE NAND FLASH MEMORY AND FABRICATING METHOD THEREOF
3
Patent #:
Issue Dt:
07/10/2012
Application #:
12497092
Filing Dt:
07/02/2009
Publication #:
Pub Dt:
03/11/2010
Title:
AUTOMATED MATERIAL HANDLING SYSTEM AND METHOD
4
Patent #:
Issue Dt:
09/28/2010
Application #:
12562142
Filing Dt:
09/18/2009
Publication #:
Pub Dt:
01/07/2010
Title:
MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE HAVING SELF-ALIGNED CONTACT
5
Patent #:
Issue Dt:
12/20/2011
Application #:
12613993
Filing Dt:
11/06/2009
Publication #:
Pub Dt:
07/08/2010
Title:
PAGE BUFFER CIRCUIT FOR ELECTRICALLY REWRITABLE NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE AND CONTROL METHOD
6
Patent #:
Issue Dt:
07/17/2012
Application #:
12630539
Filing Dt:
12/03/2009
Publication #:
Pub Dt:
06/17/2010
Title:
NON-VOLATILE SEMICONDUCTOR MEMORY, AND THE METHOD THEREOF
7
Patent #:
Issue Dt:
11/29/2011
Application #:
12633031
Filing Dt:
12/08/2009
Publication #:
Pub Dt:
06/24/2010
Title:
NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE AND METHOD OF READING THE SAME
8
Patent #:
Issue Dt:
10/02/2012
Application #:
12640848
Filing Dt:
12/17/2009
Publication #:
Pub Dt:
06/24/2010
Title:
NON-VOLATILE SEMICONDUCTOR MEMORY
9
Patent #:
Issue Dt:
12/18/2012
Application #:
12691704
Filing Dt:
01/21/2010
Publication #:
Pub Dt:
05/13/2010
Title:
IMAGE SENSOR AND FABRICATION METHOD THEREOF
10
Patent #:
Issue Dt:
05/27/2014
Application #:
12808265
Filing Dt:
06/15/2010
Publication #:
Pub Dt:
11/25/2010
Title:
NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE AND WRITE-IN METHOD THEREOF
11
Patent #:
Issue Dt:
09/30/2014
Application #:
12837449
Filing Dt:
07/15/2010
Publication #:
Pub Dt:
01/19/2012
Title:
METHOD FOR FABRICATING BOTTOM ELECTRODE OF CAPACITORS OF DRAM
12
Patent #:
Issue Dt:
03/05/2013
Application #:
12839412
Filing Dt:
07/20/2010
Publication #:
Pub Dt:
01/26/2012
Title:
VERTICAL CHANNEL TRANSISTOR ARRAY AND MANUFACTURING METHOD THEREOF
13
Patent #:
Issue Dt:
05/14/2013
Application #:
12905100
Filing Dt:
10/15/2010
Publication #:
Pub Dt:
04/19/2012
Title:
VERTICAL CAPACITOR-LESS DRAM CELL, DRAM ARRAY AND OPERATION OF THE SAME
14
Patent #:
Issue Dt:
08/14/2012
Application #:
12940716
Filing Dt:
11/05/2010
Publication #:
Pub Dt:
03/03/2011
Title:
PHASE CHANGE MEMORY DEVICES AND METHODS FOR FABRICATING THE SAME
15
Patent #:
Issue Dt:
05/31/2011
Application #:
12943937
Filing Dt:
11/11/2010
Publication #:
Pub Dt:
03/03/2011
Title:
METHOD FOR PROGRAMMING A MEMORY STRUCTURE
16
Patent #:
Issue Dt:
07/22/2014
Application #:
13008024
Filing Dt:
01/18/2011
Publication #:
Pub Dt:
07/19/2012
Title:
VERTICAL CHANNEL TRANSISTOR ARRAY AND MANUFACTURING METHOD THEREOF
17
Patent #:
Issue Dt:
12/04/2012
Application #:
13030116
Filing Dt:
02/17/2011
Publication #:
Pub Dt:
06/21/2012
Title:
DYNAMIC RANDOM ACCESS MEMORY CELL AND ARRAY HAVING VERTICAL CHANNEL TRANSISTOR
18
Patent #:
Issue Dt:
08/06/2013
Application #:
13032621
Filing Dt:
02/22/2011
Publication #:
Pub Dt:
06/28/2012
Title:
NON-VOLATILE MEMORY AND FABRICATING METHOD THEREOF
19
Patent #:
Issue Dt:
04/16/2013
Application #:
13175896
Filing Dt:
07/04/2011
Publication #:
Pub Dt:
10/18/2012
Title:
NON-VOLATILE MEMORY DEVICE AND METHOD OF FABRICATING THE SAME
20
Patent #:
Issue Dt:
12/03/2013
Application #:
13203612
Filing Dt:
08/26/2011
Publication #:
Pub Dt:
12/22/2011
Title:
PROGRAMMING METHOD FOR NAND FLASH MEMORY DEVICE TO REDUCE ELECTRONS IN CHANNELS
Assignor
1
Exec Dt:
06/28/2019
Assignee
1
NO. 18, LI-HSIN RD. 1, HSINCHU SCIENCE PARK,
HSINCHU, TAIWAN
Correspondence name and address
JCIPRNET
P.O. BOX 600 TAIPEI GUTING
TAIPEI CITY, 10099 TAIWAN

Search Results as of: 05/27/2024 03:58 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT