Total properties:
144
Page
2
of
2
Pages:
1 2
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13770482
|
Filing Dt:
|
02/19/2013
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
Title:
|
ANALOG CIRCUITS HAVING IMPROVED TRANSISTORS, AND METHODS THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13776917
|
Filing Dt:
|
02/26/2013
|
Title:
|
SRAM CELL LAYOUT STRUCTURE AND DEVICES THEREFROM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
13780006
|
Filing Dt:
|
02/28/2013
|
Title:
|
INTEGRATED CIRCUIT DEVICE METHODS AND MODELS WITH PREDICTED DEVICE METRIC VARIATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
13783167
|
Filing Dt:
|
03/01/2013
|
Title:
|
MULTIPLE VDD CLOCK BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
13792006
|
Filing Dt:
|
03/09/2013
|
Title:
|
RING OSCILLATOR WITH NMOS OR PMOS VARIATION INSENSITIVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
13828262
|
Filing Dt:
|
03/14/2013
|
Title:
|
METHOD FOR FABRICATING A TRANSISTOR DEVICE WITH A TUNED DOPANT PROFILE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2016
|
Application #:
|
13835327
|
Filing Dt:
|
03/15/2013
|
Title:
|
TRANSISTOR ARRAY STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13838221
|
Filing Dt:
|
03/15/2013
|
Title:
|
INTEGRATED CIRCUIT DEVICE BODY BIAS CIRCUITS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2015
|
Application #:
|
13891929
|
Filing Dt:
|
05/10/2013
|
Title:
|
DIGITAL CIRCUITS HAVING IMPROVED TRANSISTORS, AND METHODS THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
13926555
|
Filing Dt:
|
06/25/2013
|
Publication #:
|
|
Pub Dt:
|
01/02/2014
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE WITH MULTIPLE TRANSISTORS HAVING VARIOUS THRESHOLD VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13955787
|
Filing Dt:
|
07/31/2013
|
Publication #:
|
|
Pub Dt:
|
11/28/2013
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE WITH IMPROVED CHANNEL STACK AND METHOD FOR FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2016
|
Application #:
|
13969938
|
Filing Dt:
|
08/19/2013
|
Publication #:
|
|
Pub Dt:
|
12/12/2013
| | | | |
Title:
|
LOW POWER SEMICONDUCTOR TRANSISTOR STRUCTURE AND METHOD OF FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2015
|
Application #:
|
14014076
|
Filing Dt:
|
08/29/2013
|
Title:
|
SRAM PERFORMANCE MONITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
14019187
|
Filing Dt:
|
09/05/2013
|
Publication #:
|
|
Pub Dt:
|
03/27/2014
| | | | |
Title:
|
DEEPLY DEPLETED MOS TRANSISTORS HAVING A SCREENING LAYER AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
14030471
|
Filing Dt:
|
09/18/2013
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
SOURCE/DRAIN EXTENSION CONTROL FOR ADVANCED TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2015
|
Application #:
|
14046147
|
Filing Dt:
|
10/04/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
REDUCING OR ELIMINATING PRE-AMORPHIZATION IN TRANSISTOR MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14046234
|
Filing Dt:
|
10/04/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE AND METHOD OF FABRICATION THEREOF WITH MIXED METAL TYPES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14068756
|
Filing Dt:
|
10/31/2013
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
DYNAMIC RANDOM ACCESS MEMORY (DRAM) WITH LOW VARIATION TRANSISTOR PERIPHERAL CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
14072761
|
Filing Dt:
|
11/05/2013
|
Title:
|
CIRCUITS AND METHODS FOR MEASURING CIRCUIT ELEMENTS IN AN INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
14081264
|
Filing Dt:
|
11/15/2013
|
Title:
|
SLEW BASED PROCESS AND BIAS MONITORS AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2015
|
Application #:
|
14082931
|
Filing Dt:
|
11/18/2013
|
Publication #:
|
|
Pub Dt:
|
03/20/2014
| | | | |
Title:
|
ELECTRONIC DEVICES AND SYSTEMS, AND METHODS FOR MAKING AND USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2015
|
Application #:
|
14104182
|
Filing Dt:
|
12/12/2013
|
Title:
|
BIT INTERLEAVED LOW VOLTAGE STATIC RANDOM ACCESS MEMORY (SRAM) AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14133743
|
Filing Dt:
|
12/19/2013
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE WITH REDUCED JUNCTION LEAKAGE AND METHOD OF FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
14136258
|
Filing Dt:
|
12/20/2013
|
Title:
|
INTEGRATED CIRCUIT PROCESS AND BIAS MONITORS AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
14171224
|
Filing Dt:
|
02/03/2014
|
Title:
|
PORTING A CIRCUIT DESIGN FROM A FIRST SEMICONDUCTOR PROCESS TO A SECOND SEMICONDUCTOR PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
14173570
|
Filing Dt:
|
02/05/2014
|
Title:
|
SEMICONDUCTOR DEVICES HAVING FIN STRUCTURES AND FABRICATION METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
14180888
|
Filing Dt:
|
02/14/2014
|
Title:
|
MULTIPLE TRANSISTOR TYPES FORMED IN A COMMON EPITAXIAL LAYER BY DIFFERENTIAL OUT-DIFFUSION FROM A DOPED UNDERLAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14188218
|
Filing Dt:
|
02/24/2014
|
Publication #:
|
|
Pub Dt:
|
06/19/2014
| | | | |
Title:
|
ADVANCED TRANSISTORS WITH PUNCH THROUGH SUPPRESSION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2015
|
Application #:
|
14188493
|
Filing Dt:
|
02/24/2014
|
Publication #:
|
|
Pub Dt:
|
06/19/2014
| | | | |
Title:
|
SOURCE/DRAIN EXTENSION CONTROL FOR ADVANCED TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
14266115
|
Filing Dt:
|
04/30/2014
|
Title:
|
CMOS GATE STACK STRUCTURES AND PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
14273938
|
Filing Dt:
|
05/09/2014
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
ANALOG TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
14286063
|
Filing Dt:
|
05/23/2014
|
Title:
|
BURIED CHANNEL DEEPLY DEPLETED CHANNEL TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
14292806
|
Filing Dt:
|
05/30/2014
|
Title:
|
ELECTRONIC DEVICE WITH CONTROLLED THRESHOLD VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
14296527
|
Filing Dt:
|
06/05/2014
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
Title:
|
TRANSISTOR WITH THRESHOLD VOLTAGE SET NOTCH AND METHOD OF FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2015
|
Application #:
|
14336793
|
Filing Dt:
|
07/21/2014
|
Title:
|
PORTING A CIRCUIT DESIGN FROM A FIRST SEMICONDUCTOR PROCESS TO A SECOND SEMICONDUCTOR PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2017
|
Application #:
|
14341733
|
Filing Dt:
|
07/25/2014
|
Publication #:
|
|
Pub Dt:
|
01/28/2016
| | | | |
Title:
|
POWER UP BODY BIAS CIRCUITS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14455892
|
Filing Dt:
|
08/09/2014
|
Title:
|
INTEGRATED CIRCUIT DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2015
|
Application #:
|
14463399
|
Filing Dt:
|
08/19/2014
|
Title:
|
BODY BIAS CIRCUITS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14463568
|
Filing Dt:
|
08/19/2014
|
Publication #:
|
|
Pub Dt:
|
02/25/2016
| | | | |
Title:
|
OPERATIONAL AMPLIFIER INPUT OFFSET CORRECTION WITH TRANSISTOR THRESHOLD VOLTAGE ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14487053
|
Filing Dt:
|
09/15/2014
|
Title:
|
CIRCUITS AND METHODS FOR MEASURING CIRCUIT ELEMENTS IN AN INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14500236
|
Filing Dt:
|
09/29/2014
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
ANALOG CIRCUITS HAVING IMPROVED TRANSISTORS, AND METHODS THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14511487
|
Filing Dt:
|
10/10/2014
|
Title:
|
SRAM CELL LAYOUT STRUCTURE AND DEVICES THEREFROM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14533414
|
Filing Dt:
|
11/05/2014
|
Title:
|
TIPLESS TRANSISTORS, SHORT-TIP TRANSISTORS, AND METHODS AND CIRCUITS THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
14534595
|
Filing Dt:
|
11/06/2014
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
HIGH UNIFORMITY SCREEN AND EPITAXIAL LAYERS FOR CMOS DEVICES
|
|