skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:011681/0113   Pages: 3
Recorded: 04/09/2001
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 1
1
Patent #:
Issue Dt:
11/20/2001
Application #:
09727266
Filing Dt:
11/29/2000
Publication #:
Pub Dt:
08/30/2001
Title:
Process for the fabrication of an integrated circuit comprising MOS transistors for low voltage, EPROM cells and MOS transistors for high voltage
Assignors
1
Exec Dt:
01/15/2001
2
Exec Dt:
01/15/2001
3
Exec Dt:
01/15/2001
4
Exec Dt:
01/15/2001
Assignee
1
VIA C. OLIVETTI, 2
20041 AGRATE BRIANZA, ITALY
Correspondence name and address
ALLEN, DYER, DOPPELT, ET AL.
CHRISTOPHER F. REGAN, ESQ.
255 S. ORANGE AVE.
P.O. BOX 3791
ORLANDO, FLORIDA 32802

Search Results as of: 05/31/2024 07:26 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT