Total properties:
63
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14209132
|
Filing Dt:
|
03/13/2014
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
ANTICOLLISION MECHANISM FOR AN NFC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2018
|
Application #:
|
14221401
|
Filing Dt:
|
03/21/2014
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
Title:
|
METHOD FOR MAKING A PHOTOLITHOGRAPHY MASK INTENDED FOR THE FORMATION OF CONTACTS, MASK AND INTEGRATED CIRCUIT CORRESPONDING THERETO
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14264227
|
Filing Dt:
|
04/29/2014
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
Integrated Switchable Capacitive Device
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
14282857
|
Filing Dt:
|
05/20/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
MECHANISM FOR WRITING INTO AN EEPROM ON AN I2C BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14283576
|
Filing Dt:
|
05/21/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
WRITING INTO AN EEPROM ON AN I2C BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14296014
|
Filing Dt:
|
06/04/2014
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
Title:
|
COMPACT MEMORY DEVICE INCLUDING A SRAM MEMORY PLANE AND A NON VOLATILE MEMORY PLANE, AND OPERATING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14298264
|
Filing Dt:
|
06/06/2014
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
Title:
|
MEMORY DEVICE INCLUDING A SRAM MEMORY PLANE AND A NON VOLATILE MEMORY PLANE, AND OPERATING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2017
|
Application #:
|
14299943
|
Filing Dt:
|
06/09/2014
|
Publication #:
|
|
Pub Dt:
|
12/11/2014
| | | | |
Title:
|
DETECTION OF FAULT INJECTIONS IN A RANDOM NUMBER GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14300663
|
Filing Dt:
|
06/10/2014
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
Title:
|
COMPONENT, FOR EXAMPLE NMOS TRANSISTOR, WITH ACTIVE REGION WITH RELAXED COMPRESSION STRESSES, AND FABRICATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2016
|
Application #:
|
14303284
|
Filing Dt:
|
06/12/2014
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
SECURED COMPARISON METHOD OF TWO OPERANDS AND CORRESPONDING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2018
|
Application #:
|
14305070
|
Filing Dt:
|
06/16/2014
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
Title:
|
MECHANISM FOR VERIFYING THE AUTHENTICITY OF A PRODUCT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
14315401
|
Filing Dt:
|
06/26/2014
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
Method for Managing the Operation of a Memory Device Having a SRAM Memory Plane and a Non Volatile Memory Plane, and Corresponding Memory Device
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2017
|
Application #:
|
14315989
|
Filing Dt:
|
06/26/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
REGULATOR FOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14451161
|
Filing Dt:
|
08/04/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
METHOD FOR PRODUCING A PATTERN IN AN INTEGRATED CIRCUIT AND CORRESPONDING INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
14452620
|
Filing Dt:
|
08/06/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
COMMUNICATION ON AN I2C BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
14470861
|
Filing Dt:
|
08/27/2014
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
PROTECTION OF A CALCULATION AGAINST SIDE-CHANNEL ATTACKS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2017
|
Application #:
|
14511661
|
Filing Dt:
|
10/10/2014
|
Publication #:
|
|
Pub Dt:
|
04/30/2015
| | | | |
Title:
|
Method for Writing into and Reading a Multi-Levels EEPROM and Corresponding Memory Device
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14528780
|
Filing Dt:
|
10/30/2014
|
Publication #:
|
|
Pub Dt:
|
04/30/2015
| | | | |
Title:
|
HOT-CARRIER INJECTION PROGRAMMABLE MEMORY AND METHOD OF PROGRAMMING SUCH A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2017
|
Application #:
|
14531442
|
Filing Dt:
|
11/03/2014
|
Publication #:
|
|
Pub Dt:
|
05/14/2015
| | | | |
Title:
|
COMBINED FLOW AND LOW-POWER STATE CONTROL USING SAME LINES BETWEEN INTERFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2017
|
Application #:
|
14536122
|
Filing Dt:
|
11/07/2014
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
Electronic Switching Device with Reduction of Leakage Currents and Corresponding Control Method
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14549291
|
Filing Dt:
|
11/20/2014
|
Publication #:
|
|
Pub Dt:
|
06/04/2015
| | | | |
Title:
|
Method and Device for Controlling a Sample and Hold Circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
14625356
|
Filing Dt:
|
02/18/2015
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
VERTICAL MEMORY CELL WITH NON-SELF-ALIGNED FLOATING DRAIN-SOURCE IMPLANT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
14627281
|
Filing Dt:
|
02/20/2015
|
Publication #:
|
|
Pub Dt:
|
09/03/2015
| | | | |
Title:
|
INTEGRATED CIRCUIT COMPRISING COMPONENTS, FOR EXAMPLE NMOS TRANSISTORS, HAVING ACTIVE REGIONS WITH RELAXED COMPRESSIVE STRESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14632785
|
Filing Dt:
|
02/26/2015
|
Publication #:
|
|
Pub Dt:
|
08/27/2015
| | | | |
Title:
|
EEPROM PROGRAMMING WITH FIRST AND SECOND PROGRAMMING MODES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14633913
|
Filing Dt:
|
02/27/2015
|
Publication #:
|
|
Pub Dt:
|
09/24/2015
| | | | |
Title:
|
SECURE NFC ROUTING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
14640237
|
Filing Dt:
|
03/06/2015
|
Publication #:
|
|
Pub Dt:
|
09/17/2015
| | | | |
Title:
|
PERFORATED ELECTRONIC PACKAGE AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2021
|
Application #:
|
14668676
|
Filing Dt:
|
03/25/2015
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
Title:
|
PROTECTION OF DATA STORED IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2017
|
Application #:
|
14668692
|
Filing Dt:
|
03/25/2015
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
Title:
|
PROTECTION OF DATA STORED IN A VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2017
|
Application #:
|
14675468
|
Filing Dt:
|
03/31/2015
|
Publication #:
|
|
Pub Dt:
|
12/24/2015
| | | | |
Title:
|
Controllable Integrated Capacitive Device
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
14719913
|
Filing Dt:
|
05/22/2015
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
METHOD FOR PROGRAMMING A NON-VOLATILE MEMORY CELL COMPRISING A SHARED SELECT TRANSISTOR GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14737372
|
Filing Dt:
|
06/11/2015
|
Publication #:
|
|
Pub Dt:
|
01/14/2016
| | | | |
Title:
|
VERTICAL TRANSISTOR FOR RESISTIVE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14751701
|
Filing Dt:
|
06/26/2015
|
Publication #:
|
|
Pub Dt:
|
02/18/2016
| | | | |
Title:
|
LOWER POWER SENSE AMPLIFIER FOR READING NON-VOLATILE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
14810283
|
Filing Dt:
|
07/27/2015
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
METHOD FOR BIASING AN EMBEDDED SOURCE PLANE OF A NON-VOLATILE MEMORY HAVING VERTICAL SELECT GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2017
|
Application #:
|
14829292
|
Filing Dt:
|
08/18/2015
|
Publication #:
|
|
Pub Dt:
|
03/03/2016
| | | | |
Title:
|
METHOD FOR FABRICATION OF AN INTEGRATED CIRCUIT RENDERING A REVERSE ENGINEERING OF THE INTEGRATED CIRCUIT MORE DIFFICULT AND CORRESPONDING INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2017
|
Application #:
|
14871851
|
Filing Dt:
|
09/30/2015
|
Publication #:
|
|
Pub Dt:
|
06/02/2016
| | | | |
Title:
|
DATA ACCESS IN A MOBILE DEVICE WITH NFC
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2018
|
Application #:
|
14918614
|
Filing Dt:
|
10/21/2015
|
Publication #:
|
|
Pub Dt:
|
08/11/2016
| | | | |
Title:
|
Method for Transmitting and/or Receiving Audio Signals
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2018
|
Application #:
|
14929106
|
Filing Dt:
|
10/30/2015
|
Publication #:
|
|
Pub Dt:
|
10/13/2016
| | | | |
Title:
|
Electronic Device for Synchronizing Tasks of an Electronic Appliance
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2018
|
Application #:
|
14953692
|
Filing Dt:
|
11/30/2015
|
Publication #:
|
|
Pub Dt:
|
03/31/2016
| | | | |
Title:
|
INTEGRATED CIRCUIT COMPRISING COMPONENTS, FOR EXAMPLE NMOS TRANSISTORS, HAVING ACTIVE REGIONS WITH RELAXED COMPRESSIVE STRESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2019
|
Application #:
|
14956903
|
Filing Dt:
|
12/02/2015
|
Publication #:
|
|
Pub Dt:
|
03/24/2016
| | | | |
Title:
|
METHOD FOR MAKING A PHOTOLITHOGRAPHY MASK INTENDED FOR THE FORMATION OF CONTACTS, MASK AND INTEGRATED CIRCUIT CORRESPONDING THERETO
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14957544
|
Filing Dt:
|
12/02/2015
|
Publication #:
|
|
Pub Dt:
|
03/31/2016
| | | | |
Title:
|
Method of Making an Integrated Switchable Capacitive Device
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
15077702
|
Filing Dt:
|
03/22/2016
|
Publication #:
|
|
Pub Dt:
|
07/14/2016
| | | | |
Title:
|
METHOD OF OPERATING AN INTEGRATED SWITCHABLE CAPACITIVE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2018
|
Application #:
|
15080373
|
Filing Dt:
|
03/24/2016
|
Publication #:
|
|
Pub Dt:
|
02/23/2017
| | | | |
Title:
|
NFC DEVICE WITH MULTIPLE SECURE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2017
|
Application #:
|
15214054
|
Filing Dt:
|
07/19/2016
|
Publication #:
|
|
Pub Dt:
|
11/10/2016
| | | | |
Title:
|
VERTICAL TRANSISTOR FOR RESISTIVE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2017
|
Application #:
|
15217430
|
Filing Dt:
|
07/22/2016
|
Publication #:
|
|
Pub Dt:
|
11/10/2016
| | | | |
Title:
|
ANTICOLLISION MECHANISM FOR AN NFC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2019
|
Application #:
|
15354016
|
Filing Dt:
|
11/17/2016
|
Publication #:
|
|
Pub Dt:
|
03/09/2017
| | | | |
Title:
|
PROTECTION OF A CALCULATION AGAINST SIDE-CHANNEL ATTACKS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2018
|
Application #:
|
15365768
|
Filing Dt:
|
11/30/2016
|
Publication #:
|
|
Pub Dt:
|
03/23/2017
| | | | |
Title:
|
VERTICAL MEMORY CELL WITH NON-SELF-ALIGNED FLOATING DRAIN-SOURCE IMPLANT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
15383214
|
Filing Dt:
|
12/19/2016
|
Publication #:
|
|
Pub Dt:
|
04/13/2017
| | | | |
Title:
|
Method of Operating an Integrated Switchable Capacitive Device
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
15405044
|
Filing Dt:
|
01/12/2017
|
Publication #:
|
|
Pub Dt:
|
05/04/2017
| | | | |
Title:
|
DETECTION OF FAULT INJECTIONS IN A RANDOM NUMBER GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
15466396
|
Filing Dt:
|
03/22/2017
|
Publication #:
|
|
Pub Dt:
|
07/06/2017
| | | | |
Title:
|
METHOD FOR FABRICATION OF AN INTEGRATED CIRCUIT RENDERING A REVERSE ENGINEERING OF THE INTEGRATED CIRCUIT MORE DIFFICULT AND CORRESPONDING INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2019
|
Application #:
|
15473812
|
Filing Dt:
|
03/30/2017
|
Publication #:
|
|
Pub Dt:
|
03/01/2018
| | | | |
Title:
|
METHOD OF PROCESSING SIGNALS, IN PARTICULAR ACOUSTIC SIGNALS, AND CORRESPONDING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2020
|
Application #:
|
15486947
|
Filing Dt:
|
04/13/2017
|
Publication #:
|
|
Pub Dt:
|
05/17/2018
| | | | |
Title:
|
STORAGE IN A NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2019
|
Application #:
|
15490356
|
Filing Dt:
|
04/18/2017
|
Publication #:
|
|
Pub Dt:
|
08/03/2017
| | | | |
Title:
|
Electronic Switching Device with Reduction of Leakage Currents and Corresponding Control Method
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2018
|
Application #:
|
15608770
|
Filing Dt:
|
05/30/2017
|
Publication #:
|
|
Pub Dt:
|
09/14/2017
| | | | |
Title:
|
METHOD FOR WRITING INTO AND READING A MULTI-LEVELS EEPROM AND CORRESPONDING MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2019
|
Application #:
|
15622991
|
Filing Dt:
|
06/14/2017
|
Publication #:
|
|
Pub Dt:
|
10/05/2017
| | | | |
Title:
|
PROTECTION OF DATA STORED IN A VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2019
|
Application #:
|
15648135
|
Filing Dt:
|
07/12/2017
|
Publication #:
|
|
Pub Dt:
|
10/26/2017
| | | | |
Title:
|
CONTROLLABLE INTEGRATED CAPACITIVE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2020
|
Application #:
|
15659445
|
Filing Dt:
|
07/25/2017
|
Publication #:
|
|
Pub Dt:
|
05/31/2018
| | | | |
Title:
|
SCRAMBLING OF THE OPERATION OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2019
|
Application #:
|
15852826
|
Filing Dt:
|
12/22/2017
|
Publication #:
|
|
Pub Dt:
|
05/24/2018
| | | | |
Title:
|
VERTICAL MEMORY CELL WITH NON-SELF-ALIGNED FLOATING DRAIN-SOURCE IMPLANT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2019
|
Application #:
|
15864451
|
Filing Dt:
|
01/08/2018
|
Publication #:
|
|
Pub Dt:
|
05/10/2018
| | | | |
Title:
|
INTEGRATED CIRCUIT COMPRISING COMPONENTS, FOR EXAMPLE NMOS TRANSISTORS, HAVING ACTIVE REGIONS WITH RELAXED COMPRESSIVE STRESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2020
|
Application #:
|
15867223
|
Filing Dt:
|
01/10/2018
|
Publication #:
|
|
Pub Dt:
|
05/10/2018
| | | | |
Title:
|
METHOD FOR TRANSMITTING AND/OR RECEIVING AUDIO SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2020
|
Application #:
|
15900362
|
Filing Dt:
|
02/20/2018
|
Publication #:
|
|
Pub Dt:
|
06/21/2018
| | | | |
Title:
|
MECHANISM FOR VERIFYING THE AUTHENTICITY OF A PRODUCT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2019
|
Application #:
|
16241762
|
Filing Dt:
|
01/07/2019
|
Publication #:
|
|
Pub Dt:
|
05/30/2019
| | | | |
Title:
|
INTEGRATED CIRCUIT COMPRISING COMPONENTS, FOR EXAMPLE NMOS TRANSISTORS, HAVING ACTIVE REGIONS WITH RELAXED COMPRESSIVE STRESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2020
|
Application #:
|
16657409
|
Filing Dt:
|
10/18/2019
|
Publication #:
|
|
Pub Dt:
|
02/13/2020
| | | | |
Title:
|
INTEGRATED CIRCUIT COMPRISING COMPONENTS, FOR EXAMPLE NMOS TRANSISTORS, HAVING ACTIVE REGIONS WITH RELAXED COMPRESSIVE STRESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2021
|
Application #:
|
16841403
|
Filing Dt:
|
04/06/2020
|
Publication #:
|
|
Pub Dt:
|
07/23/2020
| | | | |
Title:
|
STORAGE IN A NON-VOLATILE MEMORY
|
|