Total properties:
241
Page
2
of
3
Pages:
1 2 3
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
11972475
|
Filing Dt:
|
01/10/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
|
Title:
|
ESD PROTECTION FOR PASSIVE INTEGRATED DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
12004617
|
Filing Dt:
|
12/21/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
|
Title:
|
INPUT BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
12010898
|
Filing Dt:
|
01/31/2008
|
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
|
Title:
|
METHOD OF REPEATING DATA TRANSMISSION BETWEEN NETWORK DEVICES BY TIMING A FIRST PREDETERMINED PERIOD AFTER PREVIOUS FIRST DATA TRANSMISSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
12015515
|
Filing Dt:
|
01/17/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
|
Title:
|
CAPACITANCE DETECTION CIRCUIT INCLUDING VOLTAGE COMPENSATION FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
12022160
|
Filing Dt:
|
01/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
|
Title:
|
REGULATOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
12025315
|
Filing Dt:
|
02/04/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
|
Title:
|
BALUN TRANSFORMER WITH IMPROVED HARMONIC SUPPRESSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
12040394
|
Filing Dt:
|
02/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
|
Title:
|
FABRICATION OF A SEMICONDUCTOR DEVICE WITH STRESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
12042216
|
Filing Dt:
|
03/04/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
|
Title:
|
AUTOMATIC CALIBRATION LOCK LOOP CIRCUIT AND METHOD HAVING IMPROVED LOCK TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
12046804
|
Filing Dt:
|
03/12/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
|
Title:
|
INTEGRATED CIRCUIT TEST SOCKET HAVING ELASTIC CONTACT SUPPORT AND METHODS FOR USE THEREWITH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
12059906
|
Filing Dt:
|
03/31/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
|
Title:
|
CURRENT DRIVER SUITABLE FOR USE IN A SHARED BUS ENVIRONMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
12067590
|
Filing Dt:
|
03/20/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
|
Title:
|
CONTROLLER AND METHOD FOR CONTROLLING AN IGNITION COIL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
12099485
|
Filing Dt:
|
04/08/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/08/2009
| | | | |
|
Title:
|
SINGLE-SUPPLY, SINGLE-ENDED LEVEL CONVERSION CIRCUIT FOR AN INTEGRATED CIRCUIT HAVING MULTIPLE POWER SUPPLY DOMAINS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
12117357
|
Filing Dt:
|
05/08/2008
|
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
|
Title:
|
ANALOG-TO-DIGITAL CONVERTER WITH INTEGRATOR CIRCUIT FOR OVERLOAD RECOVERY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
12129861
|
Filing Dt:
|
05/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
12130590
|
Filing Dt:
|
05/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
|
Title:
|
CIRCUITRY AND METHOD FOR BUFFERING A POWER MODE CONTROL SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
12163624
|
Filing Dt:
|
06/27/2008
|
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
|
Title:
|
DEVICE HAVING CLOCK GENERATING CAPABILITIES AND A METHOD FOR GENERATING A CLOCK SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
12164622
|
Filing Dt:
|
06/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
|
Title:
|
INTEGRATED CIRCUIT AND A METHOD FOR MEASURING A QUIESCENT CURRENT OF A MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
12179826
|
Filing Dt:
|
07/25/2008
|
|
Publication #:
|
|
Pub Dt:
|
01/28/2010
| | | | |
|
Title:
|
METHOD FOR GENERATING A OUTPUT CLOCK SIGNAL HAVING A OUTPUT CYCLE AND A DEVICE HAVING A CLOCK SIGNAL GENERATING CAPABILITIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
12201211
|
Filing Dt:
|
08/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
|
Title:
|
PRESSURE SENSOR FEATURING OFFSET CANCELLATION AND METHOD OF MAKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
12264924
|
Filing Dt:
|
11/05/2008
|
|
Title:
|
LEVEL SHIFTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
12347056
|
Filing Dt:
|
12/31/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
|
Title:
|
SELF-ALIGNING RESONATOR FILTER CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
12347061
|
Filing Dt:
|
12/31/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
|
Title:
|
MOS DEVICES WITH MULTI-LAYER GATE STACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
12350547
|
Filing Dt:
|
01/08/2009
|
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
|
Title:
|
QUAD FLAT NO-LEAD (QFN) PACKAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
12390549
|
Filing Dt:
|
02/23/2009
|
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
|
Title:
|
INTEGRATED MATCHING NETWORKS AND RF DEVICES THAT INCLUDE AN INTEGRATED MATCHING NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
12510369
|
Filing Dt:
|
07/28/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
|
Title:
|
METHOD OF PACKAGING A SEMICONDUCTOR DEVICE AND A PREFABRICATED CONNECTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12652476
|
Filing Dt:
|
01/05/2010
|
|
Publication #:
|
|
Pub Dt:
|
04/29/2010
| | | | |
|
Title:
|
CIRCUITS AND METHODS FOR BUFFERING AND COMMUNICATING DATA SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
12660951
|
Filing Dt:
|
03/08/2010
|
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
|
Title:
|
DYNAMIC VOLTAGE SCALING INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
12668097
|
Filing Dt:
|
01/07/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
|
Title:
|
HETERO-STRUCTURE FIELD EFFECT TRANSISTOR, INTEGRATED CIRCUIT INCLUDING A HETERO-STRUCTURE FIELD EFFECT TRANSISTOR AND METHOD FOR MANUFACTURING A HETERO-STRUCTURE FIELD EFFECT TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12669520
|
Filing Dt:
|
01/18/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
|
Title:
|
START-UP CIRCUIT ELEMENT FOR A CONTROLLED ELECTRICAL SUPPLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12669527
|
Filing Dt:
|
01/18/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
|
Title:
|
METHOD OF FORMING OPENINGS IN A SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2011
|
Application #:
|
12670502
|
Filing Dt:
|
01/25/2010
|
|
Publication #:
|
|
Pub Dt:
|
09/09/2010
| | | | |
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE OBTAINABLE THEREWITH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
12671226
|
Filing Dt:
|
01/29/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
|
Title:
|
METHOD AND DECODER FOR DECODING A WIRELESS TRANSMISSION FROM A PREDEFINED USER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
12671233
|
Filing Dt:
|
01/29/2010
|
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
|
Title:
|
WIRELESS COMMUNICATION UNIT, INTEGRATED CIRCUIT AND METHOD OF POWER CONTROL THEREIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12671239
|
Filing Dt:
|
01/29/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
|
Title:
|
ARRANGEMENT OF RADIOFREQUENCY INTEGRATED CIRCUIT AND METHOD FOR MANUFACTURING THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
12672312
|
Filing Dt:
|
02/05/2010
|
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
|
Title:
|
DATA PACKET FREQUENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
12672319
|
Filing Dt:
|
02/05/2010
|
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
|
Title:
|
VOLTAGE SUPPLY CIRCUITRY AND INTEGRATED CIRCUIT THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
12673173
|
Filing Dt:
|
02/12/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
|
Title:
|
MOTOR CONTROLLER FOR DETERMINING A POSITION OF A ROTOR OF AN AC MOTOR, AC MOTOR SYSTEM, AND METHOD OF DETERMINING A POSITION OF A ROTOR OF AN AC MOTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
12675242
|
Filing Dt:
|
02/25/2010
|
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
|
Title:
|
IMPROVEMENTS FOR REDUCING ELECTROMIGRATION EFFECT IN AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
12675252
|
Filing Dt:
|
02/25/2010
|
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
|
Title:
|
BAND-GAP VOLTAGE REFERENCE CIRCUIT HAVING MULTIPLE BRANCHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
12676699
|
Filing Dt:
|
03/05/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/26/2010
| | | | |
|
Title:
|
TIMER UNIT, SYSTEM, COMPUTER PROGRAM PRODUCT AND METHOD FOR TESTING A LOGIC CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12679278
|
Filing Dt:
|
05/26/2010
|
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
|
Title:
|
ANTI-FUSE ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12679385
|
Filing Dt:
|
03/22/2010
|
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
|
Title:
|
METHOD OF FORMING AN INVERTED T SHAPED CHANNEL STRUCTURE FOR AN INVERTED T CHANNEL FIELD EFFECT TRANSISTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12679391
|
Filing Dt:
|
03/22/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
|
Title:
|
MICROPROCESSOR, SYSTEM FOR CONTROLLING A DEVICE AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12683549
|
Filing Dt:
|
01/07/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
|
Title:
|
NON-VOLATILE STORAGE ALTERATION TRACKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12683684
|
Filing Dt:
|
01/07/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
|
Title:
|
PLACING FILLER CELLS IN DEVICE DESIGN BASED ON DESIGNATION OF SENSITIVE FEATURE IN STANDARD CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
12683961
|
Filing Dt:
|
01/07/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
|
Title:
|
DIE BONDING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12683972
|
Filing Dt:
|
01/07/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
|
Title:
|
METHOD OF MAKING A SEMICONDUCTOR STRUCTURE USEFUL IN MAKING A SPLIT GATE NON-VOLATILE MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
12685680
|
Filing Dt:
|
01/12/2010
|
|
Title:
|
INVERTER CIRCUIT WITH COMPENSATION FOR THRESHOLD VOLTAGE VARIATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12685681
|
Filing Dt:
|
01/12/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
|
Title:
|
CLOCK BUFFER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12685856
|
Filing Dt:
|
01/12/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
|
Title:
|
NON-VOLATILE MEMORY DEVICE AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
12687363
|
Filing Dt:
|
01/14/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
|
Title:
|
METHOD FOR FORMING A PACKAGED SEMICONDUCTOR DEVICE HAVING A GROUND PLANE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12687374
|
Filing Dt:
|
01/14/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
|
Title:
|
BALANCING NFET AND PFET PERFORMANCE USING STRAINING LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
12687844
|
Filing Dt:
|
01/14/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
|
Title:
|
METHOD FOR CLOCK AND DATA RECOVERY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12687846
|
Filing Dt:
|
01/14/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
|
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12687847
|
Filing Dt:
|
01/14/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
|
Title:
|
READ ONLY MEMORY AND METHOD OF READING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
12687849
|
Filing Dt:
|
01/14/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
|
Title:
|
TEMPERATURE COMPENSATED CURRENT REFERENCE CIRCUIT
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12687893
|
Filing Dt:
|
01/15/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
|
Title:
|
SYSTEM FOR BOUNDARY SCAN REGISTER CHAIN COMPRESSION
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12688560
|
Filing Dt:
|
01/15/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
|
Title:
|
FRAMED TRANSDUCER DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
12688580
|
Filing Dt:
|
01/15/2010
|
|
Publication #:
|
|
Pub Dt:
|
01/06/2011
| | | | |
|
Title:
|
ELECTROMAGNETIC SHIELD FORMATION FOR INTEGRATED CIRCUIT DIE PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12688907
|
Filing Dt:
|
01/17/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR REMOVING GLITCHES FROM A BIT STREAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12689120
|
Filing Dt:
|
01/18/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
|
Title:
|
ZENER DIODE WITH REDUCED SUBSTRATE CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12689209
|
Filing Dt:
|
01/18/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR DETERMINING BIT STREAM ZONE STATISTICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
12689594
|
Filing Dt:
|
01/19/2010
|
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
|
Title:
|
THREE DIMENSIONAL INTEGRATED PASSIVE DEVICE AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12689666
|
Filing Dt:
|
01/19/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
|
Title:
|
STACKED ESD PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2014
|
Application #:
|
12690771
|
Filing Dt:
|
01/20/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
|
Title:
|
ESD PROTECTION DEVICE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12690972
|
Filing Dt:
|
01/21/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
|
Title:
|
SERIAL CASCADE OF MINIMIUM TAIL VOLTAGES OF SUBSETS OF LED STRINGS FOR DYNAMIC POWER CONTROL IN LED DISPLAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
12691301
|
Filing Dt:
|
01/21/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
|
Title:
|
HIGH VOLTAGE PROTECTION FOR A THIN OXIDE CMOS DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
12692125
|
Filing Dt:
|
01/22/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
|
Title:
|
MULTIPLE ACCESS TYPE MEMORY AND METHOD OF OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
12692214
|
Filing Dt:
|
01/22/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
|
Title:
|
RADIO FREQUENCY TRANSMITTER HAVING AN AMPLIFIER WITH POWER SUPPLY MODULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12692637
|
Filing Dt:
|
01/24/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
|
Title:
|
PARITY GENERATOR FOR REDUNDANT ARRAY OF INDEPENDENT DISCS TYPE MEMORY
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12692640
|
Filing Dt:
|
01/24/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
|
Title:
|
INTEGRATED CIRCUIT WITH LEAKAGE REDUCTION IN STATIC NETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12692645
|
Filing Dt:
|
01/24/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
|
Title:
|
BUS BRIDGE AND METHOD FOR INTERFACING OUT-OF-ORDER BUS AND MULTIPLE ORDERED BUSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12692979
|
Filing Dt:
|
01/25/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
|
Title:
|
MICROELECTRONIC ASSEMBLY WITH AN EMBEDDED WAVEGUIDE ADAPTER AND METHOD FOR FORMING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12692996
|
Filing Dt:
|
01/25/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
|
Title:
|
METHOD OF MANUFACTING AN ELECTRONIC DEVICE MODULE WITH INTEGRATED ANTENNA STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12694023
|
Filing Dt:
|
01/26/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
|
Title:
|
DATA PROCESSING SYSTEM HAVING BROWN-OUT DETECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12694229
|
Filing Dt:
|
01/26/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
|
Title:
|
CONTROLLER FOR BUCK AND BOOST CONVERTER
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12695441
|
Filing Dt:
|
01/28/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
|
Title:
|
STACKED TRANSISTOR DELAY CIRCUIT AND METHOD OF OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12695461
|
Filing Dt:
|
01/28/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
|
Title:
|
PHASE-LOCKED LOOP HAVING A FEEDBACK CLOCK DETECTOR CIRCUIT AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
12695469
|
Filing Dt:
|
01/28/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
|
Title:
|
ARBITRATION SCHEME FOR ACCESSING A SHARED RESOURCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12695565
|
Filing Dt:
|
01/28/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
|
Title:
|
METHOD AND STRUCTURE TO IMPROVE BODY EFFECT AND JUNCTION CAPACITANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12695983
|
Filing Dt:
|
01/28/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
|
Title:
|
METHOD OF MAKING A MOUNTED GALLIUM NITRIDE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
12696257
|
Filing Dt:
|
01/29/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
|
Title:
|
QUIESCENT CURRENT (IDDQ) INDICATION AND TESTING APPARATUS AND METHODS
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12696633
|
Filing Dt:
|
01/29/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
|
Title:
|
PROCESSOR WITH SELECTABLE LONGEVITY
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12697275
|
Filing Dt:
|
01/31/2010
|
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
|
Title:
|
MEMORY DEVICE AND SENSE CIRCUITRY THEREFOR
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12697293
|
Filing Dt:
|
01/31/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
|
Title:
|
CIRCUIT AND METHOD FOR CHOLESKY BASED DATA PROCESSING
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12701604
|
Filing Dt:
|
02/08/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/26/2010
| | | | |
|
Title:
|
HIGH FREQUENCY POWER SWITCHING CIRCUIT WITH ADJUSTABLE DRIVE CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
12701687
|
Filing Dt:
|
02/08/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
|
Title:
|
Fatal Failure Diagnostics Circuit and Methodology
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
12701780
|
Filing Dt:
|
02/08/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
|
Title:
|
Generation, Injection and Use of Pilot Tones for Gyro System Characterization
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
12703186
|
Filing Dt:
|
02/09/2010
|
|
Publication #:
|
|
Pub Dt:
|
09/09/2010
| | | | |
|
Title:
|
SELF-CALIBRATING OSCILLATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
12703239
|
Filing Dt:
|
02/10/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
|
Title:
|
PULSE WIDTH MODULATION WITH EFFECTIVE HIGH DUTY RESOLUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12703249
|
Filing Dt:
|
02/10/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
|
Title:
|
DUTY TRANSITION CONTROL IN PULSE WIDTH MODULATION SIGNALING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12703528
|
Filing Dt:
|
02/10/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
|
Title:
|
ERROR DETECTION IN A CONTENT ADDRESSABLE MEMORY (CAM)
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12704497
|
Filing Dt:
|
02/11/2010
|
|
Publication #:
|
|
Pub Dt:
|
09/16/2010
| | | | |
|
Title:
|
ADDRESS DECODER AND METHOD FOR SETTING AN ADDRESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12704941
|
Filing Dt:
|
02/12/2010
|
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
|
Title:
|
DIE ASSEMBLIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
12705021
|
Filing Dt:
|
02/12/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
|
Title:
|
Method of Improving Adhesion of Bond Pad Over Pad Metallization with a Neighboring Passivation Layer by Depositing a Palladium Layer
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12705836
|
Filing Dt:
|
02/15/2010
|
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
|
Title:
|
LOW IF RADIO RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
12707961
|
Filing Dt:
|
02/18/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
|
Title:
|
DEVICE INCLUDING AN ANTENNA AND METHOD OF USING AN ANTENNA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
12708791
|
Filing Dt:
|
02/19/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
|
Title:
|
PROCESSOR WITH HARDWARE THREAD CONTROL LOGIC INDICATING DISABLE STATUS WHEN INSTRUCTIONS ACCESSING SHARED RESOURCES ARE COMPLETED FOR SAFE SHARED RESOURCE CONDITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12709063
|
Filing Dt:
|
02/19/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
|
Title:
|
OFFSET ERROR AUTOMATIC CALIBRATION INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
12710111
|
Filing Dt:
|
02/22/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
|
Title:
|
METHOD FOR FORMING A SPLIT-GATE MEMORY CELL
|
|
