Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 026563/0121 | |
| Pages: | 3 |
| | Recorded: | 07/08/2011 | | |
Attorney Dkt #: | 5888-31201/SJC |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
13178892
|
Filing Dt:
|
07/08/2011
|
Publication #:
|
|
Pub Dt:
|
06/14/2012
| | | | |
Title:
|
METHOD FOR IMPLEMENTING POWER GATING IN AN INTEGRATED CIRCUIT DESIGN LOGIC BLOCK INCLUDING N-NARY DYNAMIC LOGIC (NDL) GATES
|
|
Assignee
|
|
|
1 INFINITE LOOP |
CUPERTINO, CALIFORNIA 95014 |
|
Correspondence name and address
|
|
STEPHEN J. CURRAN
|
|
P.O. BOX 398
|
|
AUSTIN, TX 78767-0398
|
Search Results as of:
06/01/2024 12:28 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|