USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	066357/0128			Pages:	27
		Recorded:	01/20/2024
Attorney Dkt #:	850063.003 OTHER LFS-9
Conveyance:	CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).

Total properties: 12

Patent #:	7408418	Issue Dt:	08/05/2008	Application #:	11480757	Filing Dt:	06/30/2006
Publication #:	US20070018735	Pub Dt:	01/25/2007
Title:	PHASE LOCKED LOOP CIRCUIT HAVING REDUCED LOCK TIME

Patent #:	7577886	Issue Dt:	08/18/2009	Application #:	11484355	Filing Dt:	07/10/2006
Publication #:	US20070043986	Pub Dt:	02/22/2007
Title:	METHOD FOR TESTING AN ELECTRONIC CIRCUIT COMPRISING A TEST MODE SECURED BY THE USE OF A SIGNATURE, AND ASSOCIATED ELECTRONIC CIRCUIT

Patent #:	7694197	Issue Dt:	04/06/2010	Application #:	11484359	Filing Dt:	07/10/2006
Publication #:	US20070033463	Pub Dt:	02/08/2007
Title:	INTEGRATED CIRCUIT COMPRISING A TEST MODE SECURED BY DETECTION OF THE STATE OF A CONTROL SIGNAL

Patent #:	7489559	Issue Dt:	02/10/2009	Application #:	11643009	Filing Dt:	12/19/2006
Publication #:	US20070171696	Pub Dt:	07/26/2007
Title:	RECURSIVE DEVICE FOR SWITCHING OVER A HIGH POTENTIAL GREATER THAN A NOMINAL POTENTIAL OF A TECHNOLOGY IN WHICH THE DEVICE IS MADE AND RELATED SYSTEM AND METHOD

Patent #:	7697319	Issue Dt:	04/13/2010	Application #:	11706865	Filing Dt:	02/14/2007
Publication #:	US20070211520	Pub Dt:	09/13/2007
Title:	NON-VOLATILE MEMORY DEVICE INCLUDING BISTABLE CIRCUIT WITH PRE-LOAD AND SET PHASES AND RELATED SYSTEM AND METHOD

Patent #:	7741877	Issue Dt:	06/22/2010	Application #:	11713469	Filing Dt:	03/01/2007
Publication #:	US20070216464	Pub Dt:	09/20/2007
Title:	CIRCUIT FOR DISTRIBUTING AN INITIAL SIGNAL WITH A TREE STRUCTURE, PROTECTED AGAINST LOGIC RANDOM EVENTS

Patent #:	7924078	Issue Dt:	04/12/2011	Application #:	11893997	Filing Dt:	08/16/2007
Publication #:	US20080054972	Pub Dt:	03/06/2008
Title:	BISTABLE CIRCUIT WITH AUTO-TIME-ADJUSTED SWITCHING, AND FLIP-FLOP USING SUCH A BISTABLE CIRCUIT

Patent #:	8374280	Issue Dt:	02/12/2013	Application #:	12012499	Filing Dt:	01/31/2008
Publication #:	US20080205486	Pub Dt:	08/28/2008
Title:	ULTRA WIDE BAND PULSE GENERATOR PROVIDED WITH AN INTEGRATED FUNCTION FOR DIGITAL FILTERING EMULATION, AND TRANSMISSION METHOD

Patent #:	7884635	Issue Dt:	02/08/2011	Application #:	12033483	Filing Dt:	02/19/2008
Publication #:	US20080197876	Pub Dt:	08/21/2008
Title:	INTEGRATED CIRCUIT, SYSTEM AND METHOD INCLUDING A PERFORMANCE TEST MODE

Patent #:	8610048	Issue Dt:	12/17/2013	Application #:	13241111	Filing Dt:	09/22/2011
Publication #:	US20120006980	Pub Dt:	01/12/2012
Title:	PHOTOSENSITIVE INTEGRATED CIRCUIT EQUIPPED WITH A REFLECTIVE LAYER AND CORRESPONDING METHOD OF PRODUCTION

Assignor

Exec Dt:

01/26/2023

Assignee

29 BOULEVARD ROMAIN ROLLAND

MONTROUGE, FRANCE 92120

Correspondence name and address
	TESSA MCCLURE
	701 FIFTH AVENUE, SUITE 5400
	SEED IP LAW GROUP LLP
	SEATTLE, WA 98104

Search Results as of: 05/30/2024 12:51 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6