|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
10135463
|
Filing Dt:
|
04/30/2002
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
ARRANGEMENT AND METHOD FOR TRANSFERRING A PATTERN FROM A MASK TO A WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
10135644
|
Filing Dt:
|
04/30/2002
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
APPARATUS AND RESONANT CIRCUIT EMPLOYING A VARACTOR DIODE IN PARALLEL WITH A TRANSMISSION LINE AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
10135645
|
Filing Dt:
|
04/30/2002
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
SYSTEM AND APPARATUS FOR REDUCING OFFSET VOLTAGES IN FOLDING AMPLIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
10135782
|
Filing Dt:
|
04/30/2002
|
Title:
|
DIGITAL-TO- ANALOG CONVERSION WITH CURRENT PATH EXCHANGE DURING CLOCK PHASES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10135789
|
Filing Dt:
|
04/30/2002
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
SYSTEM AND APPARATUS FOR REDUCING THE EFFECTS OF CIRCUIT MISMATCH IN ANALOG-TO-DIGITAL CONVERTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10135877
|
Filing Dt:
|
04/30/2002
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR SECURE SCAN TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
10136926
|
Filing Dt:
|
04/30/2002
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
HBT LINEARIZER AND POWER BOOSTER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
10137383
|
Filing Dt:
|
05/03/2002
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
Title:
|
METHOD FOR GROWING A MONOCRYSTALLINE OXIDE LAYER AND FOR FABRICATING A SEMICONDUCTOR DEVICE ON A MONOCRYSTALLINE SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
10141161
|
Filing Dt:
|
05/08/2002
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
MRAM ARCHITECTURE AND SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
10141714
|
Filing Dt:
|
05/09/2002
|
Publication #:
|
|
Pub Dt:
|
11/13/2003
| | | | |
Title:
|
MULTIPLE THICKNESS SEMICONDUCTOR INTERCONNECT AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
10142037
|
Filing Dt:
|
05/09/2002
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
FRONT ILLUMINATOR FOR A LIQUID CRYSTAL DISPLAY AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
10142682
|
Filing Dt:
|
05/10/2002
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
FILTER APPARATUS AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
10145500
|
Filing Dt:
|
05/14/2002
|
Publication #:
|
|
Pub Dt:
|
11/20/2003
| | | | |
Title:
|
UNDER BUMP METALLURGY STRUCTURAL DESIGN FOR HIGH RELIABILITY BUMPED PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
10145503
|
Filing Dt:
|
05/14/2002
|
Publication #:
|
|
Pub Dt:
|
11/20/2003
| | | | |
Title:
|
SOLDER COMPOSITIONS FOR ATTACHING A DIE TO A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
10145524
|
Filing Dt:
|
05/14/2002
|
Publication #:
|
|
Pub Dt:
|
11/20/2003
| | | | |
Title:
|
TRENCH MOS RESURF SUPER-JUNCTION DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10150564
|
Filing Dt:
|
05/17/2002
|
Publication #:
|
|
Pub Dt:
|
11/20/2003
| | | | |
Title:
|
LITHOGRAPHY CORRECTION METHOD AND DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2005
|
Application #:
|
10150671
|
Filing Dt:
|
05/17/2002
|
Publication #:
|
|
Pub Dt:
|
11/20/2003
| | | | |
Title:
|
DATA TRANSFER UNIT WITH SUPPORT FOR MULTIPLE COHERENCY GRANULES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
10151371
|
Filing Dt:
|
05/20/2002
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
Title:
|
DUAL METAL GATE TRANSISTORS FOR CMOS PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2005
|
Application #:
|
10154126
|
Filing Dt:
|
05/23/2002
|
Publication #:
|
|
Pub Dt:
|
11/27/2003
| | | | |
Title:
|
TRANSCEIVER CIRCUIT ARRANGEMENT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
10155316
|
Filing Dt:
|
05/24/2002
|
Publication #:
|
|
Pub Dt:
|
11/27/2003
| | | | |
Title:
|
SYSTEM AND METHOD FOR REGULATING A POWER SYSTEM WITH FEEDBACK USING CURRENT SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2004
|
Application #:
|
10155811
|
Filing Dt:
|
05/25/2002
|
Publication #:
|
|
Pub Dt:
|
11/27/2003
| | | | |
Title:
|
METHODS AND DEVICES FOR CONTROLLING STEPPER MOTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10155897
|
Filing Dt:
|
05/24/2002
|
Publication #:
|
|
Pub Dt:
|
11/27/2003
| | | | |
Title:
|
METHOD AND APPARATUS TO DATA LOG AT-SPEED MARCH C+ MEMORY BIST
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10157094
|
Filing Dt:
|
05/29/2002
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR AFFECTING A PORTION OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10158692
|
Filing Dt:
|
05/30/2002
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE IN A SEMICONDUCTOR LAYER AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
10158991
|
Filing Dt:
|
05/31/2002
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
Title:
|
Device for reducing sub-threshold leakage current within a high voltage driver
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10159386
|
Filing Dt:
|
05/31/2002
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
Title:
|
SYSTEM AND METHOD FOR A DATA PROCESSING SYSTEM HAVING MULTIPLE REGISTER CONTEXTS THAT INCLUDE CONTEXT CONTROL INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10159632
|
Filing Dt:
|
05/30/2002
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
Title:
|
DMA CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
10159633
|
Filing Dt:
|
05/30/2002
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
Title:
|
METHOD OF FORMING A COMPONENT OVERLYING A SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
10159909
|
Filing Dt:
|
05/31/2002
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
Title:
|
MICRO-ELECTRO-MECHANICAL DEVICE AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
10160348
|
Filing Dt:
|
05/31/2002
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
Title:
|
SYSTEM, APPARATUS AND METHOD FOR VOLTAGE TO CURRENT CONVERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2004
|
Application #:
|
10160940
|
Filing Dt:
|
05/31/2002
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
Title:
|
BIPOLAR JUNCTION TRANSISTOR STRUCTURE WITH IMPROVED CURRENT GAIN CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2005
|
Application #:
|
10170184
|
Filing Dt:
|
06/12/2002
|
Publication #:
|
|
Pub Dt:
|
12/18/2003
| | | | |
Title:
|
WAFER LEVEL MEMS PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2004
|
Application #:
|
10171005
|
Filing Dt:
|
06/12/2002
|
Publication #:
|
|
Pub Dt:
|
12/18/2003
| | | | |
Title:
|
REDUCED POWER ANALOG-TO-DIGITAL CONVERTER AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
10173229
|
Filing Dt:
|
06/17/2002
|
Title:
|
METHOD AND APPARATUS FOR SOFT DEFECT DETECTION IN A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2003
|
Application #:
|
10173907
|
Filing Dt:
|
06/18/2002
|
Title:
|
MAGNETORESISTIVE RANDOM ACCESS MEMORY WITH REDUCED SWITCHING FIELD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
10174238
|
Filing Dt:
|
06/18/2002
|
Publication #:
|
|
Pub Dt:
|
12/18/2003
| | | | |
Title:
|
TAPERED CONSTANT "R" NETWORK FOR USE IN DISTRIBUTED AMPLIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10174464
|
Filing Dt:
|
06/18/2002
|
Publication #:
|
|
Pub Dt:
|
12/18/2003
| | | | |
Title:
|
MULTI-TIERED LITHOGRAPHIC TEMPLATE AND METHOD OF FORMATION AND USE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10175030
|
Filing Dt:
|
06/20/2002
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
System and method for providing signal quality feedback in a wireless network
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
10175637
|
Filing Dt:
|
06/20/2002
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
METHOD FOR FORMING A COPPER INTERCONNECT USING A MULTI-PLATEN CHEMICAL MECHANICAL POLISHING (CMP) PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
10178154
|
Filing Dt:
|
06/24/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR PURE DELAY ESTIMATION IN A COMMUNICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2005
|
Application #:
|
10178176
|
Filing Dt:
|
06/24/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR PERFORMING ADAPTIVE FILTERING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
10178427
|
Filing Dt:
|
06/24/2002
|
Publication #:
|
|
Pub Dt:
|
01/01/2004
| | | | |
Title:
|
MONITORING AND CONTROL OF AN ADAPTIVE FILTER IN A COMMUNICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
10178597
|
Filing Dt:
|
06/24/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR NON-LINEAR PROCESSING OF AN AUDIO SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10178658
|
Filing Dt:
|
06/24/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
PROGRAM AND ERASE IN A THIN FILM STORAGE NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
10179769
|
Filing Dt:
|
06/25/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
ADVANCED RF ENHANCEMENT-MODE FETS WITH IMPROVED GATE PROPERTIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
10180740
|
Filing Dt:
|
06/26/2002
|
Publication #:
|
|
Pub Dt:
|
01/01/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR MONITORING A POLISHING CONDITION OF A SURFACE OF A WAFER IN A POLISHING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10184536
|
Filing Dt:
|
06/28/2002
|
Publication #:
|
|
Pub Dt:
|
01/01/2004
| | | | |
Title:
|
MAGNETIC SHIELDING FOR ELECTRONIC CIRCUITS WHICH INCLUDE MAGNETIC MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
10184720
|
Filing Dt:
|
06/28/2002
|
Publication #:
|
|
Pub Dt:
|
01/01/2004
| | | | |
Title:
|
BALANCED LOAD MEMORY AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
10184784
|
Filing Dt:
|
06/28/2002
|
Title:
|
SENSE AMPLIFIER FOR A MEMORY HAVING AT LEAST TWO DISTINCT RESISTANCE STATES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10184803
|
Filing Dt:
|
07/01/2002
|
Publication #:
|
|
Pub Dt:
|
11/14/2002
| | | | |
Title:
|
Hybrid semiconductor structure and device
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
10184811
|
Filing Dt:
|
06/28/2002
|
Publication #:
|
|
Pub Dt:
|
01/15/2004
| | | | |
Title:
|
CIRCUIT AND METHOD FOR READING A TOGGLE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
10184857
|
Filing Dt:
|
06/28/2002
|
Publication #:
|
|
Pub Dt:
|
01/01/2004
| | | | |
Title:
|
BIAS CONTROL FOR HBT POWER AMPLIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
10185075
|
Filing Dt:
|
06/28/2002
|
Title:
|
MEMORY HAVING WRITE CURRENT RAMP RATE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
10185224
|
Filing Dt:
|
06/28/2002
|
Title:
|
SENSE AMPLIFIER INCORPORATING A SYMMETRIC MIDPOINT REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
10185488
|
Filing Dt:
|
06/28/2002
|
Publication #:
|
|
Pub Dt:
|
01/01/2004
| | | | |
Title:
|
MEMORY HAVING A PRECHARGE CIRCUIT AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
10185566
|
Filing Dt:
|
06/28/2002
|
Publication #:
|
|
Pub Dt:
|
01/01/2004
| | | | |
Title:
|
SENSE AMPLIFIER AND METHOD FOR PERFORMING A READ OPERATION IN A MRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2005
|
Application #:
|
10185868
|
Filing Dt:
|
06/28/2002
|
Publication #:
|
|
Pub Dt:
|
01/01/2004
| | | | |
Title:
|
MRAM ARCHITECTURE WITH ELECTRICALLY ISOLATED READ AND WRITE CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
10185888
|
Filing Dt:
|
06/28/2002
|
Publication #:
|
|
Pub Dt:
|
01/01/2004
| | | | |
Title:
|
MEMORY ARCHITECTURE WITH WRITE CIRCUITRY AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2004
|
Application #:
|
10186141
|
Filing Dt:
|
06/28/2002
|
Publication #:
|
|
Pub Dt:
|
01/01/2004
| | | | |
Title:
|
CIRCUIT AND METHOD OF WRITING A TOGGLE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
10186363
|
Filing Dt:
|
06/28/2002
|
Title:
|
THREE INPUT SENSE AMPLIFIER AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2004
|
Application #:
|
10187526
|
Filing Dt:
|
07/02/2002
|
Publication #:
|
|
Pub Dt:
|
11/14/2002
| | | | |
Title:
|
ENHANCED PROBE FOR GATHERING DATA FROM SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
10192802
|
Filing Dt:
|
07/11/2002
|
Publication #:
|
|
Pub Dt:
|
01/15/2004
| | | | |
Title:
|
INTEGRATED VPN/FIREWALL SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2004
|
Application #:
|
10193053
|
Filing Dt:
|
07/11/2002
|
Publication #:
|
|
Pub Dt:
|
01/15/2004
| | | | |
Title:
|
PASSIVE, GREASE-FREE COOLED DEVICE FIXTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
10194351
|
Filing Dt:
|
07/12/2002
|
Publication #:
|
|
Pub Dt:
|
01/15/2004
| | | | |
Title:
|
REDUCED PEAK EMI BUS USING VARIABLE BIT RATE SPREADING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10194765
|
Filing Dt:
|
07/12/2002
|
Publication #:
|
|
Pub Dt:
|
01/15/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR SKEWING DATA WITH RESPECT TO COMMAND ON A DDR INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2003
|
Application #:
|
10196532
|
Filing Dt:
|
07/16/2002
|
Title:
|
VARIABLE LENGTH DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
10197145
|
Filing Dt:
|
07/16/2002
|
Publication #:
|
|
Pub Dt:
|
01/30/2003
| | | | |
Title:
|
BIPOLAR DIFFERENTIAL AMPLIFIER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10197607
|
Filing Dt:
|
07/18/2002
|
Publication #:
|
|
Pub Dt:
|
01/22/2004
| | | | |
Title:
|
Hetero-integration of semiconductor materials on silicon
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
10197910
|
Filing Dt:
|
07/19/2002
|
Publication #:
|
|
Pub Dt:
|
01/22/2004
| | | | |
Title:
|
MEDIA ACCESS CONTROLLER HAVING PSEUDO-STATIC GUARANTEED TIME SLOTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10198203
|
Filing Dt:
|
07/17/2002
|
Publication #:
|
|
Pub Dt:
|
01/22/2004
| | | | |
Title:
|
MULTI-STATE MAGNETORESISTANCE RANDOM ACCESS CELL WITH IMPROVED MEMORY STORAGE DENSITY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
10202697
|
Filing Dt:
|
07/25/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
MULTI-BIT NON-VOLATILE MEMORY CELL AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2006
|
Application #:
|
10202747
|
Filing Dt:
|
07/25/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR DEBUGGING A DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10202946
|
Filing Dt:
|
07/25/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR DEBUGGING A DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
10205865
|
Filing Dt:
|
07/26/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
METHOD OF DECAPSULATING A PACKAGED COPPER-TECHNOLOGY INTEGRATED CIRUCIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2004
|
Application #:
|
10206164
|
Filing Dt:
|
07/26/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
BROADBAND BALUN AND IMPEDANCE TRANSFORMER FOR PUSH-PULL AMPLIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
10206475
|
Filing Dt:
|
07/26/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
METHOD FOR FORMING A SEMICONDUCTOR DEVICE STRUCTURE IN A SEMICONDUCTOE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
10207210
|
Filing Dt:
|
07/30/2002
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE EXHIBITING REDUCED LEAKAGE CURRENT AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
10207298
|
Filing Dt:
|
07/29/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
ON CHIP NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
10207459
|
Filing Dt:
|
07/29/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
ON CHIP NETWORK THAT MAXIMIZES INTERCONNECT UTILIZATION BETWEEN PROCESSING ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10207469
|
Filing Dt:
|
07/29/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
SYMBOL TIMING TRACKING AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10207588
|
Filing Dt:
|
07/29/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
ON CHIP NETWORK WITH INDEPENDENT LOGICAL AND PHYSICAL LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10207600
|
Filing Dt:
|
07/29/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
SCALABLE ON CHIP NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
10207609
|
Filing Dt:
|
07/29/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
ON CHIP NETWORK WITH MEMORY DEVICE ADDRESS DECODING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10208212
|
Filing Dt:
|
07/30/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
PHOTODETECTOR CIRCUIT DEVICE AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10208217
|
Filing Dt:
|
07/30/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
SYSTEM, CIRCUIT AND METHOD PROVIDING A DYNAMIC RANGE PIXEL CELL WITH BLOOMING PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10208330
|
Filing Dt:
|
07/30/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
SIMPLIFICATION OF BALL ATTACH METHOD USING SUPER-SATURATED FINE CRYSTAL FLUX
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10208867
|
Filing Dt:
|
07/31/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
METHOD OF MAKING A MOUNT FOR ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10208959
|
Filing Dt:
|
07/31/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
PRESCALER METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
10208961
|
Filing Dt:
|
07/31/2002
|
Title:
|
BROAD BAND IMPEDANCE MATCHING DEVICE WITH COUPLED TRANSMISSION LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
10209156
|
Filing Dt:
|
07/31/2002
|
Title:
|
MAGNETORESISTANCE RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10209167
|
Filing Dt:
|
07/31/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
LITHOGRAPHIC TEMPLATE HAVING A REPAIRED GAP DEFECT METHOD OF REPAIR AND USE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
10209523
|
Filing Dt:
|
07/31/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
CAPPED DUAL METAL GATE TRANSISTORS FOR CMOS PROCESS AND METHOD FOR MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
10209524
|
Filing Dt:
|
07/31/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
HIGH SENSITIVITY SENSOR FOR TAGGED MAGNETIC BEAD BIOASSAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10209745
|
Filing Dt:
|
07/31/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
TEST SYSTEM FOR DEVICE AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
10209746
|
Filing Dt:
|
07/31/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
FIELD PLATE TRANSISTOR WITH REDUCED FIELD PLATE RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2005
|
Application #:
|
10209816
|
Filing Dt:
|
07/31/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR AND METHOD OF MANUFACTURING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
10210315
|
Filing Dt:
|
08/01/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
LOW TEMPERATURE PLASMA SI OR SIGE FOR MEMS APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10210348
|
Filing Dt:
|
07/31/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR DETERMINING WHETHER A RECEIVED SIGNAL INCLUDES A DESIRED SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10210441
|
Filing Dt:
|
08/01/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
BIOMETRIC SYSTEM FOR REPLACING PASSWORD OR PIN TERMINALS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
10211631
|
Filing Dt:
|
08/02/2002
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
CONDUCTIVE PASTE AND SEMICONDUCTOR COMPONENT HAVING CONDUCTIVE BUMPS MADE FROM THE CONDUCTIVE PASTE
|
|