|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11264069
|
Filing Dt:
|
10/31/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
|
Title:
|
MOSFET dielectric including a diffusion barrier
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
11264185
|
Filing Dt:
|
11/01/2005
|
|
Title:
|
POLISHING CARRIER HEAD WITH A MODIFIED PRESSURE PROFILE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
11264557
|
Filing Dt:
|
11/01/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
|
Title:
|
ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUIT FOR MULTIPLE POWER DOMAIN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11265869
|
Filing Dt:
|
11/03/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
|
Title:
|
MEDIA-INDEPENDENT HANDOVER (MIH) METHOD FEATURING A SIMPLIFIED BEACON
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11267385
|
Filing Dt:
|
11/04/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
|
Title:
|
Fast fourier transform on a single-instruction-stream, multiple-data-stream processor
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11267442
|
Filing Dt:
|
11/04/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
|
Title:
|
NANOCRYSTAL BITCELL PROCESS INTEGRATION FOR HIGH DENSITY APPLICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
11267537
|
Filing Dt:
|
11/04/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
|
Title:
|
DETECTING A DATA FRAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11267975
|
Filing Dt:
|
11/07/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
|
Title:
|
FINE PITCH INTERCONNECT AND METHOD OF MAKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11267983
|
Filing Dt:
|
11/07/2005
|
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
|
Title:
|
METHOD OF PATTERNING PHOTORESIST ON A WAFER USING A REFLECTIVE MASK WITH A MULTI-LAYER ARC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11269303
|
Filing Dt:
|
11/08/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
|
Title:
|
ELECTRONIC DEVICE INCLUDING A TRANSISTOR STRUCTURE HAVING AN ACTIVE REGION ADJACENT TO A STRESSOR LAYER AND A PROCESS FOR FORMING THE ELECTRONIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
11270300
|
Filing Dt:
|
11/09/2005
|
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
|
Title:
|
SEMICONDUCTOR PACKAGE WITH CROSSING CONDUCTOR ASSEMBLY AND METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
11270457
|
Filing Dt:
|
11/10/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR CONTROLLING THE TRANSMIT POWER OF A WIRELESS MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
11271693
|
Filing Dt:
|
11/10/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
|
Title:
|
Resource efficient video processing via prediction error computational adjustments
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2007
|
Application #:
|
11273092
|
Filing Dt:
|
11/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
|
Title:
|
ELECTRONIC DEVICES INCLUDING A SEMICONDUCTOR LAYER AND A PROCESS FOR FORMING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
11273286
|
Filing Dt:
|
11/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
|
Title:
|
DIGITAL SATURATION HANDLING IN INTEGRAL NOISE SHAPING OF PULSE WIDTH MODULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11277694
|
Filing Dt:
|
03/28/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2007
| | | | |
|
Title:
|
MEMORY WITH CHARGE STORAGE LOCATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11278042
|
Filing Dt:
|
03/30/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
|
Title:
|
BARRIER FOR USE IN 3-D INTEGRATION OF CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2008
|
Application #:
|
11278180
|
Filing Dt:
|
03/31/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
|
Title:
|
METHOD OF SEPARATING A STRUCTURE IN A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
11278725
|
Filing Dt:
|
04/05/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
|
Title:
|
DATA PROCESSING SYSTEM HAVING BIT EXACT INSTRUCTIONS AND METHODS THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11279018
|
Filing Dt:
|
04/07/2006
|
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
|
Title:
|
CONTENTION-FREE KEEPER CIRCUIT AND A METHOD FOR CONTENTION ELIMINATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
11282734
|
Filing Dt:
|
11/17/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
|
Title:
|
SOFT SATURATION DETECTION FOR POWER AMPLIFIERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11284566
|
Filing Dt:
|
11/21/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
|
Title:
|
RF CARRIER GENERATOR AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11284675
|
Filing Dt:
|
11/21/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
|
Title:
|
BLIND BANDWIDTH DETECTION FOR A SAMPLE STREAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11290286
|
Filing Dt:
|
11/30/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
|
Title:
|
LOW VOLTAGE LOW POWER CLASS A/B OUTPUT STAGE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11290298
|
Filing Dt:
|
11/30/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
|
Title:
|
Method of making semiconductor package having exposed heat spreader
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11290300
|
Filing Dt:
|
11/30/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
|
Title:
|
METHOD FOR PACKAGING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11290320
|
Filing Dt:
|
11/30/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
|
Title:
|
PLASMA TREATMENT OF A SEMICONDUCTOR SURFACE FOR ENHANCED NUCLEATION OF A METAL-CONTAINING LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
11290321
|
Filing Dt:
|
11/30/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR PROGRAMMING/ERASING A NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11290367
|
Filing Dt:
|
11/30/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
|
Title:
|
FREQUENCY ERROR ESTIMATION AND CORRECTION IN A SAIC LINEAR EQUALIZER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11290368
|
Filing Dt:
|
11/30/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
|
Title:
|
METHOD AND PROGRAM PRODUCT FOR PROTECTING INFORMATION IN EDA TOOL DESIGN VIEWS
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11296502
|
Filing Dt:
|
12/08/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
|
Title:
|
Method for device authentication
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11297103
|
Filing Dt:
|
12/07/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
|
Title:
|
METHOD OF MAKING EXPOSED PAD BALL GRID ARRAY PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
11297191
|
Filing Dt:
|
12/07/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
|
Title:
|
CIRCUIT AND METHOD FOR PEAK DETECTION OF AN ANALOG SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11297202
|
Filing Dt:
|
12/07/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
|
Title:
|
MRAM WITH A WRITE DRIVER AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
11297203
|
Filing Dt:
|
12/07/2005
|
|
Title:
|
MRAM MEMORY WITH RESIDUAL WRITE FIELD RESET
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11297682
|
Filing Dt:
|
12/07/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR INTERFACING A PROCESSOR TO A COPROCESSOR IN WHICH AT LEAST A PREDETERMINED PORTION OF AN INSTRUCTION AND A CONTROL SIGNAL ARE PROVIDED VIA A COPROCESSOR BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11297884
|
Filing Dt:
|
12/09/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
|
Title:
|
OSCILLATOR CIRCUIT WITH HIGH PASS FILTER AND LOW PASDS FILTER IN OUTPUT STAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
11298148
|
Filing Dt:
|
12/09/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
|
Title:
|
METHOD OF FORMING SEMICONDUCTOR DEVICE HAVING NANOTUBE STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
11300075
|
Filing Dt:
|
12/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
|
Title:
|
SURGE CURRENT PREVENTION CIRCUIT AND DC POWER SUPPLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
11300076
|
Filing Dt:
|
12/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
|
Title:
|
OVERCURRENT PROTECTION CIRCUIT AND DC POWER SUPPLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11300077
|
Filing Dt:
|
12/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
|
Title:
|
BACK-GATED SEMICONDUCTOR DEVICE WITH A STORAGE LAYER AND METHODS FOR FORMING THEREOF
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11300078
|
Filing Dt:
|
12/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
|
Title:
|
Defect detection and repair in an embedded random access memory
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11300091
|
Filing Dt:
|
12/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING STRESSORS AND METHOD FOR FORMING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11300710
|
Filing Dt:
|
12/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
|
Title:
|
ESD PROTECTION FOR PASSIVE INTEGRATED DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11302007
|
Filing Dt:
|
12/09/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
|
Title:
|
ELECTRONIC APPARATUS INTERCONNECT ROUTING AND INTERCONNECT ROUTING METHOD FOR MINIMIZING PARASITIC RESISTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
11302769
|
Filing Dt:
|
12/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
|
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE HAVING DUMMY FEATURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
11302770
|
Filing Dt:
|
12/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
|
Title:
|
SOI ACTIVE LAYER WITH DIFFERENT SURFACE ORIENTATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11302937
|
Filing Dt:
|
12/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
|
Title:
|
FLOATING GATE NON-VOLATILE MEMORY AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11303234
|
Filing Dt:
|
12/16/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
|
Title:
|
METHOD FOR DETERMINING TEMPERATURE PROFILE IN SEMICONDUCTOR MANUFACTURING TEST
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11303776
|
Filing Dt:
|
12/16/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
|
Title:
|
Method of fabricating reduced subthreshold leakage current submicron NFET's with high III/V ratio material
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11304196
|
Filing Dt:
|
12/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
|
Title:
|
SUPERJUNCTION POWER MOSFET
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11311579
|
Filing Dt:
|
12/16/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
|
Title:
|
Stackable molded packages and methods of making the same
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
11311587
|
Filing Dt:
|
12/16/2005
|
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
|
Title:
|
TRANSISTOR WITH IMMERSED CONTACTS AND METHODS OF FORMING THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
11314203
|
Filing Dt:
|
12/20/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
|
Title:
|
QUIET POWER UP AND POWER DOWN OF A DIGITAL AUDIO AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11314220
|
Filing Dt:
|
12/21/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
|
Title:
|
VOLATILE CORROSION INHIBITOR PACKAGES
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11315732
|
Filing Dt:
|
12/22/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
|
Title:
|
III-V compound semiconductor heterostructure MOSFET with a high workfunction metal gate electrode and process of making the same
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11315733
|
Filing Dt:
|
12/22/2005
|
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
|
Title:
|
VOICE SIGNAL PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11323294
|
Filing Dt:
|
12/30/2005
|
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
|
Title:
|
FREQUENCY MODULATED OUTPUT CLOCK FROM A DIGITAL PHASE LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11324425
|
Filing Dt:
|
01/03/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
|
Title:
|
ELECTRICAL SENSOR FOR REAL-TIME FEEDBACK CONTROL OF PLASMA NITRIDATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11324510
|
Filing Dt:
|
01/03/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
|
Title:
|
METHOD OF FORMING DEVICE HAVING A RAISED EXTENSION REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11324830
|
Filing Dt:
|
01/03/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
|
Title:
|
FLOWMETER AND METHOD FOR THE MAKING THEREOF
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11324875
|
Filing Dt:
|
01/03/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
|
Title:
|
Methods and apparatus for microelectronic cooling using a miniaturized vapor compression system
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
11325066
|
Filing Dt:
|
01/04/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR FAST MOTION ESTIMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11326524
|
Filing Dt:
|
01/04/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
|
Title:
|
THIN-FILM CAPACITOR WITH A FIELD MODIFICATION LAYER AND METHODS FOR FORMING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11327686
|
Filing Dt:
|
01/06/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
|
Title:
|
ELECTRONIC DEVICE AND A PROCESS FOR FORMING THE ELECTRONIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
11328594
|
Filing Dt:
|
01/10/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
|
Title:
|
ELECTRONIC DEVICE INCLUDING A FIN-TYPE TRANSISTOR STRUCTURE AND A PROCESS FOR FORMING THE ELECTRONIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11328668
|
Filing Dt:
|
01/10/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
|
Title:
|
PROCESS FOR FORMING AN ELECTRONIC DEVICE INCLUDING A FIN-TYPE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11328693
|
Filing Dt:
|
01/10/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
|
Title:
|
DUAL PLASMA TREATMENT BARRIER FILM TO REDUCE LOW-K DAMAGE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11328775
|
Filing Dt:
|
01/10/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
|
Title:
|
Phase shifting mask having a calibration feature and method therefor
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
11328779
|
Filing Dt:
|
01/10/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
|
Title:
|
INTEGRATED CIRCUIT USING FINFETS AND HAVING A STATIC RANDOM ACCESS MEMORY (SRAM)
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11329324
|
Filing Dt:
|
01/09/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
|
Title:
|
Method of reducing an inter-atomic bond strength in a substance
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11329752
|
Filing Dt:
|
01/10/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
|
Title:
|
AMPLIFIER WITH IMPROVED NOISE PERFORMANCE AND EXTENDED GAIN CONTROL RANGE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11330366
|
Filing Dt:
|
01/11/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
|
Title:
|
Method and apparatus for improving symmetry of a layer deposited on a semiconductor substrate
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11330416
|
Filing Dt:
|
01/09/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
|
Title:
|
Electronic device with a multi-gated electrode structure and a process for forming the electronic device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
11331763
|
Filing Dt:
|
01/13/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
|
Title:
|
ALD GATE ELECTRODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11331786
|
Filing Dt:
|
01/13/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
|
Title:
|
METHOD FOR REMOVING METAL FOOT DURING HIGH-K DIELECTRIC/METAL GATE ETCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11331958
|
Filing Dt:
|
01/13/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
|
Title:
|
METHOD TO CONTROL THE GATE SIDEWALL PROFILE BY GRADED MATERIAL COMPOSITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11333844
|
Filing Dt:
|
01/18/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
|
Title:
|
CHARGE-FREE LAYER BY LAYER ETCHING OF DIELECTRICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
11334606
|
Filing Dt:
|
01/18/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
|
Title:
|
PILOT SIGNAL IN AN FDMA COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11336368
|
Filing Dt:
|
01/20/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
|
Title:
|
METHOD OF PACKAGING A SEMICONDUCTOR DIE AND PACKAGE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
11336500
|
Filing Dt:
|
01/20/2006
|
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
|
Title:
|
MULTICODE RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11337036
|
Filing Dt:
|
01/19/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
|
Title:
|
DUAL METAL SILICIDE SCHEME USING A DUAL SPACER PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11337355
|
Filing Dt:
|
01/23/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
|
Title:
|
ELECTRONIC DEVICE INCLUDING A STATIC-RANDOM-ACCESS MEMORY CELL AND A PROCESS OF FORMING THE ELECTRONIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11337775
|
Filing Dt:
|
01/23/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
|
Title:
|
ELECTRONIC DEVICE AND METHOD FOR OPERATING A MEMORY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
11337783
|
Filing Dt:
|
01/23/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
|
Title:
|
MEMORY AND METHOD FOR SENSING DATA IN A MEMORY USING COMPLEMENTARY SENSING SCHEME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
11338252
|
Filing Dt:
|
01/24/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR CONTROL LOGIC CODE REORDERING BASED ON STOCHASTIC EXECUTION TIME INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
11339101
|
Filing Dt:
|
01/25/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
|
Title:
|
METHOD FOR PRODUCING TWO GATES CONTROLLING THE SAME CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11339132
|
Filing Dt:
|
01/25/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
|
Title:
|
SEMICONDUCTOR INTERCONNECT HAVING ADJACENT RESERVOIR FOR BONDING AND METHOD FOR FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11339133
|
Filing Dt:
|
01/25/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
|
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE WITH DECREASED UNDERCUTTING OF SEMICONDUCTOR MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11339953
|
Filing Dt:
|
01/26/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
|
Title:
|
SPACER T-GATE STRUCTURE FOR COSI2 EXTENDIBILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11340049
|
Filing Dt:
|
01/26/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
|
Title:
|
EPI T-GATE STRUCTURE FOR COSI2 EXTENDIBILITY
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11341281
|
Filing Dt:
|
01/27/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
|
Title:
|
Method for fabricating a PCB
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
11341302
|
Filing Dt:
|
01/27/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
|
Title:
|
METHOD FOR FORMING MULTI-LAYER BUMPS ON A SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11341303
|
Filing Dt:
|
01/27/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
|
Title:
|
METHOD OF PACKAGING SEMICONDUCTOR DIE WITHOUT LEAD FRAME OR SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
11341809
|
Filing Dt:
|
01/27/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
|
Title:
|
METHOD FOR MULTIPLE STEP PROGRAMMING A MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2008
|
Application #:
|
11341813
|
Filing Dt:
|
01/27/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
|
Title:
|
MEMORY CELL USING A DIELECTRIC HAVING NON-UNIFORM THICKNESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11341973
|
Filing Dt:
|
01/27/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
|
Title:
|
DOUBLE-GATED NON-VOLATILE MEMORY AND METHODS FOR FORMING THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2009
|
Application #:
|
11341986
|
Filing Dt:
|
01/27/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
|
Title:
|
MAGNETIC TUNNEL JUNCTION DEVICE WITH IMPROVED BARRIER LAYER
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11341991
|
Filing Dt:
|
01/27/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
|
Title:
|
Warpage-reducing packaging design
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11342025
|
Filing Dt:
|
01/27/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE COMPRISING A TRANSISTOR HAVING A COUNTER-DOPED CHANNEL REGION AND METHOD FOR FORMING THE SAME
|
|
