Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 016639/0129 | |
| Pages: | 9 |
| | Recorded: | 08/16/2005 | | |
Attorney Dkt #: | 536-009.005 |
Conveyance: | CORRECTIVE ASSIGNMENT TO CORRECT THE 2ND ASSIGNOR'S LAST NAME, PREVIOUSLY RECORDED AT REEL 016217 FRAME 0837. |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
10479300
|
Filing Dt:
|
04/05/2005
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
TRANSISTOR, METHOD FOR PRODUCING AN INTEGRATED CIRCUIT AND A METHOD OF PRODUCING A METAL SILICIDE LAYER
|
|
Assignee
|
|
|
IM TECHNOLOGIEPARK 25 |
D-15236, FRANKFURT (ODER), GERMANY |
|
Correspondence name and address
|
|
WARE FRESSOLA, VAN DER SLUYS
|
|
& ADOLPHSON LLP
|
|
BRADFORD GREEN, BUILDING 5
|
|
755 MAIN STREET, P.O. BOX 224
|
|
MONROE, CT 06468-0224
|
Search Results as of:
06/14/2024 08:09 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|