Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 052243/0131 | |
| Pages: | 6 |
| | Recorded: | 03/27/2020 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
6
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2004
|
Application #:
|
10319119
|
Filing Dt:
|
12/13/2002
|
Title:
|
SEMICONDUCTOR-ON-INSULATOR CHIP INCORPORATING PARTIALLY-DEPLETED, FULLY-DEPLETED, AND MULTIPLE-GATE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10919328
|
Filing Dt:
|
08/17/2004
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
Title:
|
METHOD FOR MANUFACTURING DUAL DAMASCENE STRUCTURE WITH A TRENCH FORMED FIRST
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11114567
|
Filing Dt:
|
04/25/2005
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
PROFILE CONFINEMENT TO IMPROVE TRANSISTOR PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11212739
|
Filing Dt:
|
08/29/2005
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
VERTICAL FLASH MEMORY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11401308
|
Filing Dt:
|
04/11/2006
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
Method for manufacturing dual damascene structure with a trench formed first
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11716104
|
Filing Dt:
|
03/09/2007
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
DESIGN TECHNIQUES FOR STACKING IDENTICAL MEMORY DIES
|
|
Assignee
|
|
|
8105 RASOR BLVD SUITE 210 |
PLANO, TEXAS 75024-0116 |
|
Correspondence name and address
|
|
TRENCHANT BLADE TECHNOLOGIES LLC
|
|
8105 RASOR BLVD SUITE 210
|
|
PLANO, TX 75024-0116
|
Search Results as of:
06/05/2024 06:47 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|