Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 026999/0140 | |
| Pages: | 4 |
| | Recorded: | 09/30/2011 | | |
| Conveyance: | CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
5
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09072879
|
Filing Dt:
|
05/05/1998
|
|
Title:
|
DOUBLE GATE DRAM MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
09546747
|
Filing Dt:
|
04/11/2000
|
|
Title:
|
RANDOM ACCESS MEMORY CELL HAVING DOUBLE-GATE ACCESS TRANSISTOR FOR REDUCED LEAKAGE CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
10350653
|
Filing Dt:
|
01/24/2003
|
|
Title:
|
RANDOM ACCESS MEMORY CELL HAVING REDUCED LEAKAGE CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10675042
|
Filing Dt:
|
09/29/2003
|
|
Title:
|
RANDOM ACCESS MEMORY CELL HAVING REDUCED CURRENT LEAKAGE AND HAVING A PASS TRANSISTOR CONTROL GATE FORMED IN A TRENCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
10832038
|
Filing Dt:
|
04/26/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE INCLUDING A DOUBLE-GATE DYNAMIC RANDOM ACCESS MEMORY CELL HAVING REDUCED CURRENT LEAKAGE
|
|
|
Assignee
|
|
|
|
|
| 160 GREENTREE DRIVE |
| SUITE 101 |
| DOVER, DELAWARE 19904 |
|
|
Correspondence name and address
|
| |
FOLEY & LARDNER LLP
|
| |
150 EAST GILMAN STREET
|
| |
VEREX PLAZA
|
| |
MADISON, WI 53701
|
Search Results as of:
05/30/2024 08:12 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
| 
