Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 043263/0143 | |
| Pages: | 7 |
| | Recorded: | 08/10/2017 | | |
| Attorney Dkt #: | QCOM-3394US (170043) |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2019
|
Application #:
|
15603779
|
Filing Dt:
|
05/24/2017
|
|
Publication #:
|
|
Pub Dt:
|
11/29/2018
| | | | |
|
Title:
|
EFFICIENT TEST ARCHITECTURE FOR MULTI-DIE CHIPS
|
|
|
Assignee
|
|
|
|
|
| 5775 MOREHOUSE DRIVE |
| SAN DIEGO, CALIFORNIA 92121-1714 |
|
|
Correspondence name and address
|
| |
LOZA & LOZA, LLP/QUALCOMM
|
| |
305 N. SECOND AVE., #127
|
| |
UPLAND, CA 91786
|
Search Results as of:
05/24/2024 10:00 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
