|
Total properties:
26
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
10309554
|
Filing Dt:
|
12/03/2002
|
|
Publication #:
|
|
Pub Dt:
|
11/20/2003
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR INSTRUCTION-SET ARCHITECTURE SIMULATION USING JUST IN TIME COMPILATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
10641457
|
Filing Dt:
|
08/14/2003
|
|
Title:
|
AUTOMATIC GENERATION OF STRUCTURE AND CONTROL PATH USING HARDWARE DESCRIPTION LANGUAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
10700600
|
Filing Dt:
|
11/03/2003
|
|
Title:
|
METHOD OF PROTOCOL CONVERSION BETWEEN SYNCHRONOUS PROTOCOLS THAT ARE SUITABLE FOR SYNTHESIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
10700601
|
Filing Dt:
|
11/03/2003
|
|
Title:
|
AUTOMATIC GENERATION OF TRANSACTION LEVEL BUS SIMULATION INSTRUCTIONS FROM BUS PROTOCOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
10815228
|
Filing Dt:
|
03/30/2004
|
|
Title:
|
Generation of compiler description from architecture description
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
10936230
|
Filing Dt:
|
09/07/2004
|
|
Title:
|
Generation of instruction set from architecture description
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
10937068
|
Filing Dt:
|
09/08/2004
|
|
Title:
|
DETERMINING LARGE-SCALE FINITE STATE MACHINES USING CONSTRAINT RELAXATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
10937645
|
Filing Dt:
|
09/08/2004
|
|
Title:
|
LARGE SCALE FINITE STATE MACHINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
10976402
|
Filing Dt:
|
10/28/2004
|
|
Title:
|
TRANSACTION LEVEL MODEL SYNTHESIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
11066841
|
Filing Dt:
|
02/25/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
|
Title:
|
INTERFACE CONVERTER FOR UNIFIED VIEW OF MULTIPLE COMPUTER SYSTEM SIMULATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
11066945
|
Filing Dt:
|
02/25/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR DYNAMICALLY ADJUSTING SPEED VERSUS ACCURACY OF COMPUTER PLATFORM SIMULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
11069496
|
Filing Dt:
|
02/28/2005
|
|
Title:
|
PROCESSOR/MEMORY CO-EXPLORATION AT MULTIPLE ABSTRACTION LEVELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
11069616
|
Filing Dt:
|
02/28/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
|
Title:
|
EFFICIENT CLOCK MODELS AND THEIR USE IN SIMULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
11096184
|
Filing Dt:
|
03/30/2005
|
|
Title:
|
SCHEDULING OF INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
11139373
|
Filing Dt:
|
05/26/2005
|
|
Title:
|
METHOD AND DEVICE FOR SIMULATOR GENERATION BASED ON SEMANTIC TO BEHAVIORAL TRANSLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
11140353
|
Filing Dt:
|
05/26/2005
|
|
Title:
|
COMPILER RETARGETING BASED ON INSTRUCTION SEMANTIC MODELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
11145240
|
Filing Dt:
|
06/03/2005
|
|
Title:
|
METHOD AND SYSTEM FOR AUTOMATIC GENERATION OF INSTRUCTION-SET DOCUMENTATION FROM AN ABSTRACT PROCESSOR MODEL DESCRIBED USING A HIERARCHICAL ARCHITECTURAL DESCRIPTION LANGUAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
11356578
|
Filing Dt:
|
02/17/2006
|
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
|
Title:
|
SCALABLE LANGUAGE INFRASTRUCTURE FOR ELECTRONIC SYSTEM LEVEL TOOLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2017
|
Application #:
|
11584402
|
Filing Dt:
|
10/19/2006
|
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
|
Title:
|
Dynamic host code generation from architecture description for fast simulation
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2017
|
Application #:
|
11607243
|
Filing Dt:
|
12/01/2006
|
|
Title:
|
TECHNIQUES FOR CREATING AND USING A HIERARCHICAL DATA STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
11637374
|
Filing Dt:
|
12/11/2006
|
|
Title:
|
System and method for stopping integrated circuit simulation
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
11637376
|
Filing Dt:
|
12/11/2006
|
|
Title:
|
TECHNIQUES FOR COORDINATING AND CONTROLLING DEBUGGERS IN A SIMULATION ENVIRONMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2014
|
Application #:
|
11637418
|
Filing Dt:
|
12/11/2006
|
|
Title:
|
Method and system for instruction set simulation with concurrent attachment of multiple debuggers
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
11707412
|
Filing Dt:
|
02/16/2007
|
|
Title:
|
SIMULATION WITH DYNAMIC RUN-TIME ACCURACY ADJUSTMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
11707413
|
Filing Dt:
|
02/16/2007
|
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
|
Title:
|
RUN-TIME SWITCHING FOR SIMULATION WITH DYNAMIC RUN-TIME ACCURACY ADJUSTMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
11824880
|
Filing Dt:
|
07/02/2007
|
|
Title:
|
CACHING INFORMATION TO MAP SIMULATION ADDRESSES TO HOST ADDRESSES IN COMPUTER SYSTEM SIMULATIONS
|
|
