skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:057731/0158   Pages: 5
Recorded: 10/07/2021
Attorney Dkt #:VARIOUS
Conveyance: MERGER AND CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).
Total properties: 25
1
Patent #:
8112677
Issue Dt:
02/07/2012
Application #:
12713880
Filing Dt:
02/26/2010
Publication #:
US20110214023
Pub Dt:
09/01/2011
Title:
METHOD OF DEBUGGING MULTIPLE PROCESSES
2
Patent #:
8826081
Issue Dt:
09/02/2014
Application #:
13690923
Filing Dt:
11/30/2012
Publication #:
US20130111274
Pub Dt:
05/02/2013
Title:
Data Processing Apparatus and Related Methods of Debugging Processing Circuitry
3
Patent #:
9032109
Issue Dt:
05/12/2015
Application #:
13938046
Filing Dt:
07/09/2013
Publication #:
US20140013011
Pub Dt:
01/09/2014
Title:
PRIORITISING EVENT DATA OVER CONFIGURATION DATA IN A SINGLE INTERFACE IN A SOC/DEBUG ARCHITECTURE
4
Patent #:
9218258
Issue Dt:
12/22/2015
Application #:
13938053
Filing Dt:
07/09/2013
Publication #:
US20140013157
Pub Dt:
01/09/2014
Title:
DEBUG ARCHITECTURE
5
Patent #:
9003232
Issue Dt:
04/07/2015
Application #:
13938065
Filing Dt:
07/09/2013
Publication #:
US20140013161
Pub Dt:
01/09/2014
Title:
DEBUG ARCHITECTURE
6
Patent #:
9176552
Issue Dt:
11/03/2015
Application #:
13938077
Filing Dt:
07/09/2013
Publication #:
US20140013145
Pub Dt:
01/09/2014
Title:
DEBUG ARCHITECTURE
7
Patent #:
9026871
Issue Dt:
05/05/2015
Application #:
13938088
Filing Dt:
07/09/2013
Publication #:
US20140013172
Pub Dt:
01/09/2014
Title:
PRIORITIZING TRANSPORT OF DEBUG DATA ON AN INTEGRATED CIRCUIT CHIP BY DATA TYPE
8
Patent #:
9703944
Issue Dt:
07/11/2017
Application #:
13938098
Filing Dt:
07/09/2013
Publication #:
US20140013421
Pub Dt:
01/09/2014
Title:
DEBUG ARCHITECTURE
9
Patent #:
9188638
Issue Dt:
11/17/2015
Application #:
14251044
Filing Dt:
04/11/2014
Publication #:
US20150226801
Pub Dt:
08/13/2015
Title:
Functional Testing of an Integrated Circuit Chip
10
Patent #:
9140753
Issue Dt:
09/22/2015
Application #:
14251157
Filing Dt:
04/11/2014
Publication #:
US20150226795
Pub Dt:
08/13/2015
Title:
Monitoring Functional Testing of an Integrated Circuit Chip
11
Patent #:
9424166
Issue Dt:
08/23/2016
Application #:
14251260
Filing Dt:
04/11/2014
Publication #:
US20150268302
Pub Dt:
09/24/2015
Title:
Routing Debug Messages
12
Patent #:
10132863
Issue Dt:
11/20/2018
Application #:
14843745
Filing Dt:
09/02/2015
Publication #:
US20150377965
Pub Dt:
12/31/2015
Title:
DEBUG ARCHITECTURE
13
Patent #:
9632138
Issue Dt:
04/25/2017
Application #:
14879597
Filing Dt:
10/09/2015
Publication #:
US20160033575
Pub Dt:
02/04/2016
Title:
Functional Testing of an Integrated Circuit Chip
14
Patent #:
10088523
Issue Dt:
10/02/2018
Application #:
15235308
Filing Dt:
08/12/2016
Publication #:
US20170045583
Pub Dt:
02/16/2017
Title:
Debug Adapter
15
Patent #:
9970985
Issue Dt:
05/15/2018
Application #:
15235597
Filing Dt:
08/12/2016
Publication #:
US20170045584
Pub Dt:
02/16/2017
Title:
RECONFIGURING DEBUG CIRCUITRY
16
Patent #:
10296476
Issue Dt:
05/21/2019
Application #:
15235647
Filing Dt:
08/12/2016
Publication #:
US20170046288
Pub Dt:
02/16/2017
Title:
Profiling Transactions on an Integrated Circuit Chip
17
Patent #:
10437700
Issue Dt:
10/08/2019
Application #:
15241471
Filing Dt:
08/19/2016
Publication #:
US20170052868
Pub Dt:
02/23/2017
Title:
TRACING INTERCONNECT CIRCUITRY
18
Patent #:
9927486
Issue Dt:
03/27/2018
Application #:
15241805
Filing Dt:
08/19/2016
Publication #:
US20160356841
Pub Dt:
12/08/2016
Title:
DEBUG ARCHITECTURE
19
Patent #:
10326612
Issue Dt:
06/18/2019
Application #:
15245541
Filing Dt:
08/24/2016
Publication #:
US20170063570
Pub Dt:
03/02/2017
Title:
Packet Data Protocol
20
Patent #:
10394721
Issue Dt:
08/27/2019
Application #:
15365686
Filing Dt:
11/30/2016
Publication #:
US20170153988
Pub Dt:
06/01/2017
Title:
INTEGRATED CIRCUIT SECURITY
21
Patent #:
9928361
Issue Dt:
03/27/2018
Application #:
15617953
Filing Dt:
06/08/2017
Publication #:
US20170277883
Pub Dt:
09/28/2017
Title:
DEBUG ARCHITECTURE
22
Patent #:
10539615
Issue Dt:
01/21/2020
Application #:
15906730
Filing Dt:
02/27/2018
Publication #:
US20180188323
Pub Dt:
07/05/2018
Title:
Reconfiguring Debug Circuitry
23
Patent #:
11095474
Issue Dt:
08/17/2021
Application #:
16413829
Filing Dt:
05/16/2019
Publication #:
US20190273631
Pub Dt:
09/05/2019
Title:
Packet Data Protocol
24
Patent #:
11089540
Issue Dt:
08/10/2021
Application #:
16460448
Filing Dt:
07/02/2019
Publication #:
US20200015151
Pub Dt:
01/09/2020
Title:
Variable Address Length Communication Protocol
25
Patent #:
11022647
Issue Dt:
06/01/2021
Application #:
16525989
Filing Dt:
07/30/2019
Publication #:
US20190353705
Pub Dt:
11/21/2019
Title:
RECONFIGURING MONITORING CIRCUITRY
Assignor
1
MENTOR GRAPHICS CORPORATION
Exec Dt:
12/30/2020
Newly Merged Entity Data
1
SIEMENS INDUSTRY SOFTWARE INC.
Exec Dt:
12/30/2020
Newly Merged Entity's New Name
1
SIEMENS INDUSTRY SOFTWARE INC.
5800 GRANITE PARKWAY, SUITE 600
PLANO, TEXAS 75024
Correspondence name and address
SIEMENS CORPORATION
INTELLECTUAL PROPERTY DEPT
3850 QUADRANGLE BLVD
ORLANDO, FL 32817

Search Results as of: 05/29/2024 08:24 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT