skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:035201/0159   Pages: 226
Recorded: 03/13/2015
Attorney Dkt #:3483.276
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
Total properties: 1788
Page 13 of 18
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
1
Patent #:
Issue Dt:
06/19/2007
Application #:
11113507
Filing Dt:
04/25/2005
Title:
RADICAL OXIDATION FOR BITLINE OXIDE OF SONOS
2
Patent #:
Issue Dt:
07/03/2007
Application #:
11113508
Filing Dt:
04/25/2005
Publication #:
Pub Dt:
10/26/2006
Title:
FORMATION METHOD OF AN ARRAY SOURCE LINE IN NAND FLASH MEMORY
3
Patent #:
Issue Dt:
12/04/2007
Application #:
11113509
Filing Dt:
04/25/2005
Publication #:
Pub Dt:
10/26/2006
Title:
SELF-ALIGNED STI SONOS
4
Patent #:
Issue Dt:
02/26/2008
Application #:
11116538
Filing Dt:
04/27/2005
Title:
METHOD FOR MANUFACTURING A MEMORY DEVICE HAVING A NANOCRYSTAL CHARGE STORAGE REGION
5
Patent #:
Issue Dt:
05/27/2008
Application #:
11116551
Filing Dt:
04/27/2005
Title:
METHOD FOR MANUFACTURING A MEMORY DEVICE HAVING A NANOCRYSTAL CHARGE STORAGE REGION
6
Patent #:
Issue Dt:
01/16/2007
Application #:
11116571
Filing Dt:
04/27/2005
Publication #:
Pub Dt:
11/02/2006
Title:
MULTI-CHIP MODULE AND METHOD OF MANUFACTURE
7
Patent #:
Issue Dt:
08/01/2006
Application #:
11120690
Filing Dt:
05/02/2005
Title:
A SEMICONDUCTOR DEVICE HAVING TRIPLE LDD STRUCTURE AND LOWER GATE RESISTANCE FORMED WITH A SINGLE IMPLANT PROCESS
8
Patent #:
Issue Dt:
11/19/2013
Application #:
11125396
Filing Dt:
05/04/2005
Publication #:
Pub Dt:
11/09/2006
Title:
Multi-chip module having a support structure and method of manufacture
9
Patent #:
Issue Dt:
04/17/2007
Application #:
11126558
Filing Dt:
05/11/2005
Publication #:
Pub Dt:
12/15/2005
Title:
SEMICONDUCTOR DEVICE AND PROGRAMMING METHOD
10
Patent #:
Issue Dt:
09/26/2006
Application #:
11126701
Filing Dt:
05/11/2005
Publication #:
Pub Dt:
11/17/2005
Title:
NON-VOLATILE SEMICONDUCTOR MEMORY, SEMICONDUCTOR DEVICE AND CHARGE PUMP CIRCUIT
11
Patent #:
Issue Dt:
05/22/2007
Application #:
11126738
Filing Dt:
05/11/2005
Publication #:
Pub Dt:
11/17/2005
Title:
SEMICONDUCTOR DEVICE AND PROGRAMMING METHOD
12
Patent #:
Issue Dt:
10/23/2007
Application #:
11126739
Filing Dt:
05/11/2005
Publication #:
Pub Dt:
12/08/2005
Title:
CARRIER FOR STACKED TYPE SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
13
Patent #:
NONE
Issue Dt:
Application #:
11126800
Filing Dt:
05/11/2005
Publication #:
Pub Dt:
11/16/2006
Title:
Resistive memory device with improved data retention and reduced power
14
Patent #:
Issue Dt:
05/29/2007
Application #:
11126869
Filing Dt:
05/11/2005
Publication #:
Pub Dt:
12/15/2005
Title:
SEMICONDUCTOR MEMORY DEVICE AND CONTROL METHOD HAVING DATA PROTECTION FEATURE
15
Patent #:
Issue Dt:
10/23/2007
Application #:
11127175
Filing Dt:
05/12/2005
Title:
POLYMER SPACERS FOR CREATING SUB-LITHOGRAPHIC SPACES
16
Patent #:
Issue Dt:
12/11/2007
Application #:
11127712
Filing Dt:
05/12/2005
Publication #:
Pub Dt:
11/17/2005
Title:
SEMICONDUCTOR DEVICE AND CONTROL METHOD OF THE SAME
17
Patent #:
Issue Dt:
11/11/2008
Application #:
11127713
Filing Dt:
05/12/2005
Publication #:
Pub Dt:
11/17/2005
Title:
SEMICONDUCTOR DEVICE AND ITS CONTROL METHOD
18
Patent #:
Issue Dt:
01/13/2009
Application #:
11128391
Filing Dt:
05/13/2005
Title:
AGGRESSIVE CLEANING PROCESS FOR SEMICONDUCTOR DEVICE CONTACT FORMATION
19
Patent #:
Issue Dt:
06/14/2016
Application #:
11133966
Filing Dt:
05/20/2005
Publication #:
Pub Dt:
12/01/2005
Title:
METHOD OF FABRICATING A SEMICONDUCTOR DEVICE USED IN A STACKED-TYPE SEMICONDUCTOR DEVICE
20
Patent #:
Issue Dt:
01/02/2007
Application #:
11135231
Filing Dt:
05/23/2005
Title:
FLEXIBLE LATENCY IN FLASH MEMORY
21
Patent #:
Issue Dt:
08/14/2007
Application #:
11135492
Filing Dt:
05/24/2005
Title:
INTERFACE LAYER BETWEEN DUAL POLYCRYSTALLINE SILICON LAYERS
22
Patent #:
Issue Dt:
02/05/2008
Application #:
11135925
Filing Dt:
05/24/2005
Title:
FAST WIDE OUTPUT RANGE CMOS VOLTAGE REFERENCE
23
Patent #:
NONE
Issue Dt:
Application #:
11136981
Filing Dt:
05/25/2005
Publication #:
Pub Dt:
11/30/2006
Title:
Read-only memory array with dielectric breakdown programmability
24
Patent #:
Issue Dt:
08/21/2007
Application #:
11139227
Filing Dt:
05/27/2005
Publication #:
Pub Dt:
11/30/2006
Title:
PAGE BUFFER ARCHITECTURE FOR PROGRAMMING, ERASING AND READING NANOSCALE RESISTIVE MEMORY DEVICES
25
Patent #:
Issue Dt:
08/28/2007
Application #:
11146126
Filing Dt:
06/07/2005
Title:
SYSTEM AND METHOD FOR REDUCING PROCESS-INDUCED CHARGING
26
Patent #:
Issue Dt:
09/11/2007
Application #:
11146690
Filing Dt:
06/07/2005
Publication #:
Pub Dt:
12/07/2006
Title:
METHOD OF PROGRAMMING A MEMORY DEVICE
27
Patent #:
Issue Dt:
05/22/2007
Application #:
11147207
Filing Dt:
06/08/2005
Title:
SYSTEM AND METHOD FOR GATE FORMATION IN A SEMICONDUCTOR DEVICE
28
Patent #:
Issue Dt:
11/27/2007
Application #:
11147208
Filing Dt:
06/08/2005
Title:
INTERLAYER DIELECTRIC FOR CHARGE LOSS IMPROVEMENT
29
Patent #:
Issue Dt:
05/10/2011
Application #:
11152375
Filing Dt:
06/15/2005
Publication #:
Pub Dt:
03/08/2007
Title:
JUNCTION LEAKAGE SUPPRESSION IN MEMORY DEVICES
30
Patent #:
Issue Dt:
12/18/2007
Application #:
11152547
Filing Dt:
06/14/2005
Publication #:
Pub Dt:
12/14/2006
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
31
Patent #:
Issue Dt:
03/04/2008
Application #:
11154070
Filing Dt:
06/16/2005
Publication #:
Pub Dt:
10/20/2005
Title:
DUAL-LEVEL STACKED FLASH MEMORY CELL WITH A MOSFET STORAGE TRANSISTOR
32
Patent #:
Issue Dt:
03/13/2007
Application #:
11155510
Filing Dt:
06/20/2005
Publication #:
Pub Dt:
12/15/2005
Title:
SEMICONDUCTOR STORAGE DEVICE AND METHOD OF SELECTING BIT LINE OF THE SEMICONDUCTOR STORAGE DEVICE
33
Patent #:
Issue Dt:
02/10/2009
Application #:
11155707
Filing Dt:
06/16/2005
Publication #:
Pub Dt:
12/21/2006
Title:
METHOD AND SYSTEM FOR FORMING STRAIGHT WORD LINES IN A FLASH MEMORY ARRAY
34
Patent #:
Issue Dt:
10/23/2007
Application #:
11158509
Filing Dt:
06/22/2005
Publication #:
Pub Dt:
09/14/2006
Title:
AUTOMATIC RESOURCE ASSIGNMENT IN STACKED MODULE DEVICES
35
Patent #:
Issue Dt:
10/23/2007
Application #:
11165005
Filing Dt:
06/23/2005
Title:
RESISTIVE MEMORY DEVICE WITH IMPROVED DATA RETENTION
36
Patent #:
Issue Dt:
04/17/2007
Application #:
11165008
Filing Dt:
06/23/2005
Publication #:
Pub Dt:
12/29/2005
Title:
SEMICONDUCTOR DEVICE AND SOURCE VOLTAGE CONTROL METHOD
37
Patent #:
Issue Dt:
04/10/2007
Application #:
11165330
Filing Dt:
06/24/2005
Title:
METHOD OF FORMING A MEMORY DEVICE HAVING IMPROVED ERASE SPEED
38
Patent #:
Issue Dt:
10/30/2007
Application #:
11166572
Filing Dt:
06/24/2005
Title:
METHOD OF PROGRAMMING A RESISTIVE MEMORY DEVICE
39
Patent #:
Issue Dt:
11/11/2008
Application #:
11166575
Filing Dt:
06/24/2005
Publication #:
Pub Dt:
01/05/2006
Title:
VOLTAGE CONTROL CIRCUIT AND SEMICONDUCTOR DEVICE
40
Patent #:
Issue Dt:
07/25/2006
Application #:
11170183
Filing Dt:
06/30/2005
Publication #:
Pub Dt:
11/17/2005
Title:
FLASH MEMORY HAVING SPARE SECTOR WITH SHORTENED ACCESS TIME
41
Patent #:
Issue Dt:
04/22/2008
Application #:
11173244
Filing Dt:
07/01/2005
Publication #:
Pub Dt:
01/25/2007
Title:
PREAMORPHIZATION TO MINIMIZE VOID FORMATION
42
Patent #:
Issue Dt:
08/28/2007
Application #:
11173257
Filing Dt:
07/01/2005
Publication #:
Pub Dt:
02/01/2007
Title:
USE OF SUPERCRITICAL FLUID TO DRY WAFER AND CLEAN LENS IN IMMERSION LITHOGRAPHY
43
Patent #:
Issue Dt:
10/09/2007
Application #:
11173735
Filing Dt:
07/01/2005
Publication #:
Pub Dt:
01/05/2006
Title:
MEMORY SYSTEM AND TEST METHOD THEREFOR
44
Patent #:
Issue Dt:
06/05/2007
Application #:
11173930
Filing Dt:
07/01/2005
Publication #:
Pub Dt:
01/04/2007
Title:
POWER INTERCONNECT STRUCTURE FOR BALANCED BITLINE CAPACITANCE IN A MEMORY ARRAY
45
Patent #:
Issue Dt:
09/11/2007
Application #:
11174560
Filing Dt:
07/06/2005
Publication #:
Pub Dt:
01/11/2007
Title:
PROGRAMMING A MEMORY DEVICE
46
Patent #:
NONE
Issue Dt:
Application #:
11174861
Filing Dt:
07/05/2005
Publication #:
Pub Dt:
01/11/2007
Title:
Memory device with improved data retention
47
Patent #:
NONE
Issue Dt:
Application #:
11174881
Filing Dt:
07/05/2005
Publication #:
Pub Dt:
01/11/2007
Title:
Stackable memory device and organic transistor structure
48
Patent #:
Issue Dt:
09/19/2006
Application #:
11180943
Filing Dt:
07/12/2005
Title:
INTEGRATED CIRCUIT TEST SOCKET
49
Patent #:
Issue Dt:
06/26/2007
Application #:
11185388
Filing Dt:
07/20/2005
Title:
METHOD AND APPARATUS FOR SCHEDULING WORK IN A FABRICATION FACILITY
50
Patent #:
Issue Dt:
07/07/2009
Application #:
11187650
Filing Dt:
07/22/2005
Publication #:
Pub Dt:
01/26/2006
Title:
CONTROLLER, DATA MEMORY SYSTEM, DATA REWRITING METHOD, AND COMPUTER PROGRAM PRODUCT
51
Patent #:
Issue Dt:
04/27/2010
Application #:
11189923
Filing Dt:
07/27/2005
Publication #:
Pub Dt:
02/15/2007
Title:
READ MODE FOR FLASH MEMORY
52
Patent #:
NONE
Issue Dt:
Application #:
11191126
Filing Dt:
07/27/2005
Publication #:
Pub Dt:
02/01/2007
Title:
Program/erase waveshaping control to increase data retention of a memory cell
53
Patent #:
Issue Dt:
02/10/2009
Application #:
11192562
Filing Dt:
07/29/2005
Publication #:
Pub Dt:
02/02/2006
Title:
METHOD AND APPARATUS FOR SETTING INPUT TERMINALS FOR RECEIVING CONTROL INFORMATION IN A SEMICONDUCTOR MEMORY DEVICE
54
Patent #:
Issue Dt:
01/30/2007
Application #:
11193391
Filing Dt:
08/01/2005
Title:
METHODS AND SYSTEMS FOR REDUCING THE THRESHOLD VOLTAGE DISTRIBUTION FOLLOWING A MEMORY CELL ERASE
55
Patent #:
Issue Dt:
11/30/2010
Application #:
11193409
Filing Dt:
08/01/2005
Publication #:
Pub Dt:
02/01/2007
Title:
SYSTEM AND METHOD FOR IMPROVING MESA WIDTH IN A SEMICONDUCTOR DEVICE
56
Patent #:
Issue Dt:
05/22/2007
Application #:
11193872
Filing Dt:
07/29/2005
Publication #:
Pub Dt:
02/02/2006
Title:
SEMICONDUCTOR DEVICE AND METHOD FOR WRITING DATA INTO SEMICONDUCTOR DEVICE
57
Patent #:
Issue Dt:
05/22/2007
Application #:
11194007
Filing Dt:
07/29/2005
Publication #:
Pub Dt:
02/02/2006
Title:
SEMICONDUCTOR DEVICE AND METHOD OF GENERATING SENSE SIGNAL
58
Patent #:
Issue Dt:
06/05/2007
Application #:
11194023
Filing Dt:
07/29/2005
Publication #:
Pub Dt:
08/10/2006
Title:
SEMICONDUCTOR DEVICE AND WRITING METHOD
59
Patent #:
Issue Dt:
08/19/2008
Application #:
11194111
Filing Dt:
07/28/2005
Publication #:
Pub Dt:
02/02/2006
Title:
METHOD AND APPARATUS FOR INITIALIZATION CONTROL IN A NON-VOLATILE MEMORY DEVICE
60
Patent #:
Issue Dt:
10/23/2007
Application #:
11194449
Filing Dt:
08/02/2005
Title:
BACK-TO-BACK NPN/PNP PROTECTION DIODES
61
Patent #:
Issue Dt:
05/30/2006
Application #:
11194471
Filing Dt:
08/02/2005
Title:
MEMORY DEVICE WITH BARRIER LAYER
62
Patent #:
Issue Dt:
11/20/2007
Application #:
11195201
Filing Dt:
08/01/2005
Title:
SEMICONDUCTOR MEMORY WITH DATA RETENTION LINER
63
Patent #:
Issue Dt:
11/04/2008
Application #:
11196434
Filing Dt:
08/04/2005
Publication #:
Pub Dt:
02/08/2007
Title:
SONOS MEMORY CELL HAVING HIGH-K DIELECTRIC
64
Patent #:
NONE
Issue Dt:
Application #:
11201042
Filing Dt:
08/10/2005
Publication #:
Pub Dt:
02/15/2007
Title:
Method of forming gate electrode structures
65
Patent #:
Issue Dt:
12/11/2007
Application #:
11201378
Filing Dt:
08/11/2005
Title:
VOID FREE INTERLAYER DIELECTRIC
66
Patent #:
Issue Dt:
10/17/2006
Application #:
11212580
Filing Dt:
08/29/2005
Title:
SPARK GENERATION METHOD AND IGNITION SYSTEM USING SAME
67
Patent #:
Issue Dt:
12/11/2007
Application #:
11212850
Filing Dt:
08/29/2005
Title:
FLASH MEMORY DEVICE HAVING IMPROVED PROGRAM RATE
68
Patent #:
Issue Dt:
02/10/2009
Application #:
11214630
Filing Dt:
08/30/2005
Publication #:
Pub Dt:
03/02/2006
Title:
CARRIER STRUCTURE FOR STACKED-TYPE SEMICONDUCTOR DEVICE, METHOD OF PRODUCING THE SAME, AND METHOD OF FABRICATING STACKED-TYPE SEMICONDUCTOR DEVICE
69
Patent #:
NONE
Issue Dt:
Application #:
11214633
Filing Dt:
08/30/2005
Publication #:
Pub Dt:
04/13/2006
Title:
Semiconductor device and method for boosting word line
70
Patent #:
Issue Dt:
10/23/2007
Application #:
11215246
Filing Dt:
08/30/2005
Publication #:
Pub Dt:
03/02/2006
Title:
EXPOSURE SYSTEM, SEMICONDUCTOR DEVICE, AND METHOD FOR FABRICATING THE SEMICONDUCTOR DEVICE
71
Patent #:
Issue Dt:
10/09/2007
Application #:
11215850
Filing Dt:
08/30/2005
Publication #:
Pub Dt:
03/02/2006
Title:
NON-VOLATILE MEMORY DEVICE, AND CONTROL METHOD THEREFOR
72
Patent #:
Issue Dt:
09/04/2007
Application #:
11215889
Filing Dt:
08/30/2005
Publication #:
Pub Dt:
03/02/2006
Title:
NON-VOLATILE MEMORY DEVICE AND ERASING METHOD THEREFOR
73
Patent #:
Issue Dt:
09/01/2009
Application #:
11227603
Filing Dt:
09/15/2005
Publication #:
Pub Dt:
03/15/2007
Title:
SEMICONDUCTOR MEMORY DEVICE COMPRISING ONE OR MORE INJECTING BILAYER ELECTRODES
74
Patent #:
Issue Dt:
12/09/2008
Application #:
11227657
Filing Dt:
09/14/2005
Title:
METHODS FOR FABRICATING SEMICONDUCTOR DEVICES AND CONTACTS TO SEMICONDUCTOR DEVICES
75
Patent #:
NONE
Issue Dt:
Application #:
11227749
Filing Dt:
09/15/2005
Publication #:
Pub Dt:
03/08/2007
Title:
Method for forming spacers between bitlines in virtual ground memory array and related structure
76
Patent #:
Issue Dt:
08/28/2007
Application #:
11228777
Filing Dt:
09/16/2005
Publication #:
Pub Dt:
03/30/2006
Title:
SEMICONDUCTOR MEMORY DEVICE USING READ DATA BUS FOR WRITING DATA DURING HIGH-SPEED WRITING
77
Patent #:
NONE
Issue Dt:
Application #:
11228840
Filing Dt:
09/16/2005
Publication #:
Pub Dt:
04/13/2006
Title:
Semiconductor device and data reading method
78
Patent #:
Issue Dt:
12/11/2007
Application #:
11228842
Filing Dt:
09/16/2005
Title:
MEMORY DEVICES WITH ACTIVE AND PASSIVE DOPED SOL-GEL LAYERS
79
Patent #:
Issue Dt:
12/15/2009
Application #:
11228975
Filing Dt:
09/16/2005
Title:
MEMORY DEVICES WITH ACTIVE AND PASSIVE LAYERS HAVING MULTIPLE SELF-ASSEMBLED SUBLAYERS
80
Patent #:
Issue Dt:
12/11/2007
Application #:
11228976
Filing Dt:
09/16/2005
Publication #:
Pub Dt:
05/25/2006
Title:
SEMICONDUCTOR DEVICE AND METHOD FOR CONTROLLING THE SAME
81
Patent #:
Issue Dt:
10/07/2008
Application #:
11229519
Filing Dt:
09/20/2005
Publication #:
Pub Dt:
03/22/2007
Title:
MULTI-BIT FLASH MEMORY DEVICE HAVING IMPROVED PROGRAM RATE
82
Patent #:
Issue Dt:
10/28/2008
Application #:
11229527
Filing Dt:
09/20/2005
Publication #:
Pub Dt:
03/22/2007
Title:
HIGH PERFORMANCE FLASH MEMORY DEVICE CAPABLE OF HIGH DENSITY DATA STORAGE
83
Patent #:
Issue Dt:
03/27/2007
Application #:
11229530
Filing Dt:
09/20/2005
Title:
CHARGE SHARING TECHNIQUE DURING FLASH MEMORY PROGRAMMING
84
Patent #:
Issue Dt:
04/19/2011
Application #:
11235214
Filing Dt:
09/27/2005
Publication #:
Pub Dt:
03/29/2007
Title:
METHOD FOR FORMING NARROW STRUCTURES IN A SEMICONDUCTOR DEVICE
85
Patent #:
Issue Dt:
01/20/2009
Application #:
11237591
Filing Dt:
09/27/2005
Publication #:
Pub Dt:
04/13/2006
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATION
86
Patent #:
Issue Dt:
04/27/2010
Application #:
11240468
Filing Dt:
10/03/2005
Publication #:
Pub Dt:
04/05/2007
Title:
CONTACT SPACER FORMATION USING ATOMIC LAYER DEPOSITION
87
Patent #:
Issue Dt:
10/12/2010
Application #:
11242215
Filing Dt:
10/03/2005
Publication #:
Pub Dt:
04/05/2007
Title:
DIGITAL DATA TRANSFER BETWEEN DIFFERENT CLOCK DOMAINS
88
Patent #:
Issue Dt:
09/25/2007
Application #:
11242773
Filing Dt:
10/04/2005
Title:
RELIABLE AND SCALABLE VIRTUAL GROUND MEMORY ARRAY FORMED WITH REDUCED THERMAL CYCLE
89
Patent #:
NONE
Issue Dt:
Application #:
11243078
Filing Dt:
10/04/2005
Publication #:
Pub Dt:
04/05/2007
Title:
Decoder for memory device with loading capacitor
90
Patent #:
Issue Dt:
01/16/2007
Application #:
11243752
Filing Dt:
10/04/2005
Title:
SEMICONDUCTOR MEMORY DEVICES AND METHODS FOR FABRICATING THE SAME
91
Patent #:
Issue Dt:
08/19/2008
Application #:
11244166
Filing Dt:
10/06/2005
Publication #:
Pub Dt:
02/23/2006
Title:
METHOD AND APPARATUS FOR MANUFACTURING SEMICONDUCTOR DEVICE
92
Patent #:
Issue Dt:
11/07/2006
Application #:
11247328
Filing Dt:
10/12/2005
Publication #:
Pub Dt:
03/23/2006
Title:
SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD THEREOF
93
Patent #:
Issue Dt:
08/21/2007
Application #:
11250913
Filing Dt:
10/14/2005
Title:
VOLTAGE SUPPLY CIRCUIT FOR MEMORY ARRAY PROGRAMMING
94
Patent #:
Issue Dt:
10/30/2007
Application #:
11251291
Filing Dt:
10/14/2005
Title:
USE OF TA-CAPPED METAL LINE TO IMPROVE FORMATION OF MEMORY ELEMENT FILMS
95
Patent #:
Issue Dt:
12/16/2008
Application #:
11251999
Filing Dt:
10/17/2005
Title:
STACKED ORGANIC MEMORY DEVICES AND METHODS OF OPERATING AND FABRICATING
96
Patent #:
Issue Dt:
10/28/2008
Application #:
11253521
Filing Dt:
10/18/2005
Title:
MEMORY ARRAY TESTER INFORMATION PROCESSING SYSTEM
97
Patent #:
Issue Dt:
10/07/2008
Application #:
11254769
Filing Dt:
10/21/2005
Publication #:
Pub Dt:
04/26/2007
Title:
BIT LINE IMPLANT
98
Patent #:
Issue Dt:
02/15/2011
Application #:
11256184
Filing Dt:
10/24/2005
Publication #:
Pub Dt:
04/26/2007
Title:
TRIPLE LAYER ANTI-REFLECTIVE HARD MASK
99
Patent #:
Issue Dt:
12/15/2009
Application #:
11256558
Filing Dt:
10/21/2005
Publication #:
Pub Dt:
04/26/2007
Title:
SYSTEM AND METHOD FOR PROCESSING AN ORGANIC MEMORY CELL
100
Patent #:
NONE
Issue Dt:
Application #:
11257825
Filing Dt:
10/24/2005
Publication #:
Pub Dt:
05/04/2006
Title:
Semiconductor bonding pad and method of fabricating the same
Assignor
1
Exec Dt:
03/12/2015
Assignees
1
915 DEGUIGNE DRIVE
SUNNYVALE, CALIFORNIA 94088
2
915 DEGUIGNE DRIVE
SUNNYVALE, CALIFORNIA 94088
3
915 DEGUIGNE DRIVE
SUNNYVALE, CALIFORNIA 94088
Correspondence name and address
WILSON SONSINI GOODRICH & ROSATI
650 PAGE MILL ROAD
PALO ALTO, CA 94304

Search Results as of: 05/23/2024 05:27 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT