Total properties:
52
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08756024
|
Filing Dt:
|
11/26/1996
|
Title:
|
FREQUENCY SELF-COMPENSATED OPERATIONAL AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
09129288
|
Filing Dt:
|
08/05/1998
|
Title:
|
FREQUENCY SELF-COMPENSATED OPERATIONAL AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09152719
|
Filing Dt:
|
09/14/1998
|
Title:
|
DOUBLE SAMPLED SWITCHED CAPACITOR LOW PASS MULTIRATE FILTER FOR A SIGMA DELTA D/A CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09255078
|
Filing Dt:
|
02/22/1999
|
Title:
|
LOW NOISE, INTEGRATED AC DIFFERENTIAL AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09293556
|
Filing Dt:
|
04/15/1999
|
Title:
|
AREA-EFFICIENT RECONSTRUCTION FILTERS, PARTICULARLY FOR CURRENT-DRIVEN D/A CONVERTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09400774
|
Filing Dt:
|
09/22/1999
|
Title:
|
CURRENT MIRROR CIRCUIT WITH RECOVERY, HAVING HIGH OUTPUT IMPEDANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
09413713
|
Filing Dt:
|
10/05/1999
|
Title:
|
METHOD FOR REDUCING THE SETTLING TIME IN PLL CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09429700
|
Filing Dt:
|
10/28/1999
|
Title:
|
LOW NOISE I-Q MIXER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09429779
|
Filing Dt:
|
10/28/1999
|
Title:
|
LOW CONSUMPTION ELECTRONIC LEVEL SHIFTER DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09473899
|
Filing Dt:
|
12/28/1999
|
Title:
|
INTEGRATED CIRCUIT GENERATING A VOLTAGE LINEAR RAMP HAVING A LOW RAISE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09493842
|
Filing Dt:
|
01/28/2000
|
Title:
|
VARACTOR, IN PARTICULAR FOR RADIO-FREQUENCY TRANSCEIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09533015
|
Filing Dt:
|
03/22/2000
|
Title:
|
ANALOG-DIGITAL CONVERTER WITH SINGLE-ENDED INPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09553612
|
Filing Dt:
|
04/20/2000
|
Title:
|
METHOD AND CIRCUIT FOR MINIMIZING GLITCHES IN PHASE-LOCKED LOOPS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09561101
|
Filing Dt:
|
04/28/2000
|
Title:
|
Precision low-noise current mode biasing scheme for bjt with inductive emitter degeneration
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09595762
|
Filing Dt:
|
06/16/2000
|
Title:
|
Low drop BICMOS/CMOS voltage regulator
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09661727
|
Filing Dt:
|
09/14/2000
|
Title:
|
METHOD OF TESTING AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09697232
|
Filing Dt:
|
10/26/2000
|
Title:
|
Control circuit for the charging current of batteries at the end of the charging phase, especially for lithium batteries
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2004
|
Application #:
|
09765502
|
Filing Dt:
|
01/18/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
METHOD FOR TESTING A CMOS INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09905675
|
Filing Dt:
|
07/13/2001
|
Title:
|
DIGITAL FILTER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
10032231
|
Filing Dt:
|
12/21/2001
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
CIRCUIT GENERATING A STABLE REFERENCE VOLTAGE WITH RESPECT TO TEMPERATURE, PARTICULARLY FOR CMOS PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
10032232
|
Filing Dt:
|
12/21/2001
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
Title:
|
OUTPUT BUFFER WITH CONSTANT SWITCHING CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
10033364
|
Filing Dt:
|
12/26/2001
|
Publication #:
|
|
Pub Dt:
|
11/14/2002
| | | | |
Title:
|
TEST BOARD DE-EMBEDDING METHOD TO IMPROVE RF MEASUREMENTS ACCURACY ON AN AUTOMATIC TESTING EQUIPMENT FOR IC WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
10075161
|
Filing Dt:
|
02/13/2002
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
VARIABLE GAIN AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2004
|
Application #:
|
10172376
|
Filing Dt:
|
06/14/2002
|
Publication #:
|
|
Pub Dt:
|
12/18/2003
| | | | |
Title:
|
METHOD OF OPERATING SAR-TYPE ADC AND AN ADC USING THE METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
10174501
|
Filing Dt:
|
06/17/2002
|
Title:
|
HIGH SPEED, LOW POWER SWITCHED-CAPACITOR DIGITAL-TO-ANALOG CONVERTER WITH A PRECHARGE ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
10175685
|
Filing Dt:
|
06/20/2002
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
METHOD FOR TESTING INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
10352788
|
Filing Dt:
|
01/28/2003
|
Publication #:
|
|
Pub Dt:
|
09/11/2003
| | | | |
Title:
|
MIXER WITH EXPONENTIALLY VARIABLE GAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2005
|
Application #:
|
10460035
|
Filing Dt:
|
06/10/2003
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
Title:
|
DIGITAL SYSTEM WITH AN OUTPUT BUFFER WITH A SWITCHING CURRENT SETTABLE TO LOAD-INDEPENDENT CONSTANT VALUES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2005
|
Application #:
|
10764133
|
Filing Dt:
|
01/23/2004
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
Title:
|
MULTISTAGE ANALOG-TO-DIGITAL CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10791663
|
Filing Dt:
|
03/02/2004
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
Title:
|
HIGH RESOLUTION AND LOW CONSUMPTION DIGITAL-ANALOG CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
10797621
|
Filing Dt:
|
03/10/2004
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
Title:
|
PHASE DIFFERENCE DETECTOR, PARTICULARLY FOR A PLL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
10798244
|
Filing Dt:
|
03/11/2004
|
Publication #:
|
|
Pub Dt:
|
01/06/2005
| | | | |
Title:
|
PHASE-LOCKED LOOP CIRCUIT WITH SWITCHED-CAPACITOR CONDITIONING OF THE CONTROL CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2005
|
Application #:
|
10801502
|
Filing Dt:
|
03/15/2004
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
Title:
|
PHASE-ERROR-COMPENSATION TECHNIQUES IN A FRACTIONAL-N PLL FREQUENCY SYNTHESIZER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
10801503
|
Filing Dt:
|
03/15/2004
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
FRACTIONAL-TYPE PHASE-LOCKED LOOP CIRCUIT WITH COMPENSATION OF PHASE ERRORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
11097455
|
Filing Dt:
|
04/01/2005
|
Title:
|
LOW CONSUMPTION AND LOW NOISE ANALOG-DIGITAL CONVERTER OF THE SAR TYPE AND METHOD OF EMPLOYING IT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
11097456
|
Filing Dt:
|
04/01/2005
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
Title:
|
ANALOG-DIGITAL CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
11113954
|
Filing Dt:
|
04/25/2005
|
Publication #:
|
|
Pub Dt:
|
11/24/2005
| | | | |
Title:
|
SWITCHED CAPACITANCE CIRCUIT AND ANALOG/DIGITAL CONVERTER INCLUDING SAID CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
11336657
|
Filing Dt:
|
01/20/2006
|
Title:
|
CIRCUIT FOR SELECTIVELY CONVERTING ANALOG SIGNALS INTO DIGITAL CODES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11351290
|
Filing Dt:
|
02/09/2006
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
SUPPLY DEVICE OF CIRCUIT BRANCHES WITH LED DIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
11351335
|
Filing Dt:
|
02/09/2006
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
CIRCUIT APPARATUS WITH LED DIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
11376082
|
Filing Dt:
|
03/15/2006
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
FAST SETTLING CURRENT STEERING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
11420592
|
Filing Dt:
|
05/26/2006
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
METHOD OF ADDING A DITHER SIGNAL IN OUTPUT TO THE LAST INTEGRATOR OF A SIGMA-DELTA CONVERTER AND RELATIVE SIGMA-DELTA CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11423200
|
Filing Dt:
|
06/09/2006
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
Title:
|
SINGLE-LOOP SWITCHED-CAPACITOR ANALOG-TO-DIGITAL SIGMA-DELTA CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11484880
|
Filing Dt:
|
07/11/2006
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
PCM TYPE INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11569630
|
Filing Dt:
|
04/26/2007
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
Title:
|
CIRCUIT FOR RECONSTRUCTING AN ANALOG SIGNAL FROM A DIGITAL SIGNAL AND TRANSMISSION SYSTEM, PARTICULARLY FOR WCDMA CELLULAR TELEPHONY, INCLUDING SUCH CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11747539
|
Filing Dt:
|
05/11/2007
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
OUTPUT POWER CONTROL OF AN RF AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11779196
|
Filing Dt:
|
07/17/2007
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
DEVICE FOR COMPARING THE PEAK VALUE OF AT LEAST ONE VOLTAGE SIGNAL WITH A REFERENCE VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
11832946
|
Filing Dt:
|
08/02/2007
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
ANALOG DIGITAL CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2010
|
Application #:
|
12023538
|
Filing Dt:
|
01/31/2008
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
CIRCUIT FOR MATCHING THE LOAD IMPEDANCE OF AN ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12035235
|
Filing Dt:
|
02/21/2008
|
Publication #:
|
|
Pub Dt:
|
02/26/2009
| | | | |
Title:
|
CALIBRATION CIRCUIT FOR AN ADJUSTABLE CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
12035308
|
Filing Dt:
|
02/21/2008
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
CALIBRATION CIRCUIT FOR CALIBRATING AN ADJUSTABLE CAPACITANCE OF AN INTEGRATED CIRCUIT HAVING A TIME CONSTANT DEPENDING ON SAID CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
12172692
|
Filing Dt:
|
07/14/2008
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
CURRENT STEERING DIGITAL-ANALOG CONVERTER PARTICULARLY INSENSITIVE TO PACKAGING STRESSES
|
|