Total properties:
37
|
|
Patent #:
|
|
Issue Dt:
|
06/11/1996
|
Application #:
|
08386704
|
Filing Dt:
|
02/10/1995
|
Title:
|
APPARATUS FOR ENTERING AND EXECUTING TEST MODE OPERATIONS FOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/1997
|
Application #:
|
08387018
|
Filing Dt:
|
02/10/1995
|
Title:
|
PARALLEL PROCESSING REDUNDANCY SCHEME FOR FASTER ACCESS TIMES AND LOWER DIE AREA
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/1998
|
Application #:
|
08493162
|
Filing Dt:
|
06/21/1995
|
Title:
|
INTEGRATED CIRCUIT HAVING HIGH VOLTAGE DETECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/1996
|
Application #:
|
08496436
|
Filing Dt:
|
06/29/1995
|
Title:
|
CIRCUIT FOR GENERATING A DELAYED STANDBY SIGNAL IN RESPONSE TO AN EXTERNAL STANDBY COMMAND
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/1997
|
Application #:
|
08498530
|
Filing Dt:
|
07/05/1995
|
Title:
|
INTEGRATED CIRCUIT OPERABLE IN A MODE HAVING EXTREMELY LOW POWER COMSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/1997
|
Application #:
|
08499304
|
Filing Dt:
|
07/07/1995
|
Title:
|
SWITCH FOR MINIMIZING TRANSISTOR EXPOSURE TO HIGH VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1996
|
Application #:
|
08506168
|
Filing Dt:
|
07/25/1995
|
Title:
|
ADDRESS TRANSITION DETECTION (ATD) CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/1996
|
Application #:
|
08506970
|
Filing Dt:
|
07/28/1995
|
Title:
|
METHOD AND APPARATUS FOR MONITORING ILLEGAL CONDITIONS IN A NONVOLATILE MEMORY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/1996
|
Application #:
|
08507160
|
Filing Dt:
|
07/26/1995
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING MEMORY CELL VERIFICATION ON A NONVOLATILE MEMORY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08508797
|
Filing Dt:
|
07/28/1995
|
Title:
|
NON-VOLATILE MEMORY SYSTEM HAVING AUTOMATIC CYCLING TEST FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/1996
|
Application #:
|
08508847
|
Filing Dt:
|
07/28/1995
|
Title:
|
TIMER CIRCUIT WITH PROGRAMMABLE DECODE CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/1997
|
Application #:
|
08508921
|
Filing Dt:
|
07/28/1995
|
Title:
|
MEMORY SYSTEM HAVING PROGRAMMABLE FLOW CONTROL REGISTER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08509021
|
Filing Dt:
|
07/28/1995
|
Title:
|
POWER LEVEL DETECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/1997
|
Application #:
|
08509035
|
Filing Dt:
|
07/28/1995
|
Title:
|
ADJUSTABLE TIMER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/1997
|
Application #:
|
08509036
|
Filing Dt:
|
07/28/1995
|
Title:
|
MEMORY ARRAY HAVING A REDUCED NUMBER OF METAL SOURCE LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/1997
|
Application #:
|
08509876
|
Filing Dt:
|
08/01/1995
|
Title:
|
FLASH MEMORY SYSTEM HAVING REDUCED DISTURB AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/1997
|
Application #:
|
08563505
|
Filing Dt:
|
11/28/1995
|
Title:
|
MEMORY SYSTEM WITH NON-VOLATILE DATA STORAGE UNIT AND METHOD OF INITIALIZING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/1997
|
Application #:
|
08567623
|
Filing Dt:
|
12/05/1995
|
Title:
|
APPARATUS FOR EXTERNALLY TIMING HIGH VOLTAGE CYCLES OF NON-VOLATILE MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/1997
|
Application #:
|
08589823
|
Filing Dt:
|
01/22/1996
|
Title:
|
NON-VOLATILE MEMORY SYSTEM HAVING INTERNAL DATA VERIFICATION TEST MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/1998
|
Application #:
|
08592228
|
Filing Dt:
|
01/26/1996
|
Title:
|
LOW VOLTAGE TEST MODE OPERATION ENABLE SCHEME WITH HARDWARE SAFEGUARD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08604815
|
Filing Dt:
|
02/23/1996
|
Title:
|
FLASH MEMORY SYSTEM HAVING FAST ERASE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/1997
|
Application #:
|
08606215
|
Filing Dt:
|
02/23/1996
|
Title:
|
SEGMENTED NON-VOLATILE MEMORY ARRAY WITH MULTIPLE SOURCES HAVING IMPROVED SOURCE LINE DECODE CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/1997
|
Application #:
|
08606245
|
Filing Dt:
|
02/23/1996
|
Title:
|
SEGMENTED NON-VOLATILE MEMORY ARRAY HAVING MULTIPLE SOURCES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/1997
|
Application #:
|
08607708
|
Filing Dt:
|
02/27/1996
|
Title:
|
CIRCUIT AND METHOD FOR PERFORMING TESTS ON MEMORY ARRAY CELLS USING EXTERNAL SENSE AMPLIFIER REFERENCE CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/1997
|
Application #:
|
08640456
|
Filing Dt:
|
05/01/1996
|
Title:
|
OP AMP CIRCUIT WITH VARIABLE RESISTANCE AND MEMORY SYSTEM INCLUDING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/1997
|
Application #:
|
08660204
|
Filing Dt:
|
06/03/1996
|
Title:
|
CIRCUIT FOR GENERATING A DELAYED STANDBY SIGNAL IN RESPONSE TO AN EXTERNAL STANDBY COMMAND
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/1997
|
Application #:
|
08671717
|
Filing Dt:
|
06/28/1996
|
Title:
|
METHOD AND APPARATUS FOR MONITORING ILLEGAL CONDITIONS IN A NONVOLATILE MEMORY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1998
|
Application #:
|
08677810
|
Filing Dt:
|
07/10/1996
|
Title:
|
CONTROLLABLE ONE-SHOT CIRCUIT AND METHOD FOR CONTROLLING OPERATION OF MEMORY CIRCUIT USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1998
|
Application #:
|
08716987
|
Filing Dt:
|
09/20/1996
|
Title:
|
TIMER CIRCUIT WITH PROGRAMMABLE DECODE CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08717702
|
Filing Dt:
|
09/23/1996
|
Title:
|
LEVEL DETECTION CIRCUIT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/1997
|
Application #:
|
08725008
|
Filing Dt:
|
10/01/1996
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING MEMORY CELL VERIFICATION ON A NONVOLATILE MEMORY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/1998
|
Application #:
|
08729951
|
Filing Dt:
|
10/15/1996
|
Title:
|
WRITE REDUCTION IN FLASH MEMORY SYSTEMS THROUGH ECC USAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/1997
|
Application #:
|
08738541
|
Filing Dt:
|
10/28/1996
|
Title:
|
ADDRESS TRANSITION DETECTION (ATD) CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/1997
|
Application #:
|
08751072
|
Filing Dt:
|
11/15/1996
|
Title:
|
MEMORY SYSTEM WITH NON-VOLATILE DATA STORAGE UNIT AND METHOD OF INITIALIZING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/1998
|
Application #:
|
08814326
|
Filing Dt:
|
03/11/1997
|
Title:
|
SEGMENTED NON-VOLATILE MEMORY ARRAY HAVING MULTIPLE SOURCES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08893282
|
Filing Dt:
|
07/15/1997
|
Title:
|
METHOD FOR SENSING THE BINARY STATE OF A FLOATING-GATE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08918927
|
Filing Dt:
|
08/26/1997
|
Title:
|
STABLE FREQUENCY OSCILLATOR HAVING TWO CAPACITORS THAT ARE ALTERNATELY CHARGED AND DISCHARGED
|
|