Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 024616/0173 | |
| Pages: | 4 |
| | Recorded: | 06/30/2010 | | |
| Attorney Dkt #: | DE920100028US1 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12827027
|
Filing Dt:
|
06/30/2010
|
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
|
Title:
|
System and Method for Placing Integrated Circuit Functional Blocks According to Dataflow Width
|
|
|
Assignee
|
|
|
|
|
| NEW ORCHARD ROAD |
| ARMONK, NEW YORK 10504 |
|
|
Correspondence name and address
|
| |
HAMILTON & TERRILE, LLP IBM AUSTIN
|
| |
P.O. BOX 203518
|
| |
AUSTIN, TX 78720
|
Search Results as of:
06/03/2024 04:52 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
