skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:027126/0176   Pages: 28
Recorded: 10/26/2011
Attorney Dkt #:113.G000
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 233
Page 3 of 3
Pages: 1 2 3
1
Patent #:
Issue Dt:
01/07/2014
Application #:
13132311
Filing Dt:
09/21/2011
PCT #:
IT0800827
Title:
AVOIDING DEGRADATION OF CHALCOGENIDE MATERIAL DURING DEFINITION OF MULTILAYER STACK STRUCTURE
2
Patent #:
Issue Dt:
07/08/2014
Application #:
13132312
Filing Dt:
06/01/2011
Publication #:
Pub Dt:
10/13/2011
Title:
INTEGRATION OF RESISTORS AND CAPACITORS IN CHARGE TRAP MEMORY DEVICE FABRICATION
3
Patent #:
Issue Dt:
07/08/2014
Application #:
13132312
Filing Dt:
06/01/2011
Publication #:
Pub Dt:
10/13/2011
PCT #:
IT0800812
Title:
INTEGRATION OF RESISTORS AND CAPACITORS IN CHARGE TRAP MEMORY DEVICE FABRICATION
4
Patent #:
Issue Dt:
12/30/2014
Application #:
13132602
Filing Dt:
06/02/2011
Publication #:
Pub Dt:
10/13/2011
Title:
DOUBLE PATTERNING METHOD FOR CREATING A REGULAR ARRAY OF PILLARS WITH DUAL SHALLOW TRENCH ISOLATION
5
Patent #:
Issue Dt:
12/30/2014
Application #:
13132602
Filing Dt:
06/02/2011
Publication #:
Pub Dt:
10/13/2011
PCT #:
IT0800813
Title:
DOUBLE PATTERNING METHOD FOR CREATING A REGULAR ARRAY OF PILLARS WITH DUAL SHALLOW TRENCH ISOLATION
6
Patent #:
Issue Dt:
08/18/2015
Application #:
13132603
Filing Dt:
06/02/2011
Publication #:
Pub Dt:
10/13/2011
Title:
METHOD FOR FABRICATING A PHASE-CHANGE MEMORY CELL
7
Patent #:
Issue Dt:
08/18/2015
Application #:
13132603
Filing Dt:
06/02/2011
PCT #:
IT0800815
Title:
METHOD FOR FABRICATING A PHASE-CHANGE MEMORY CELL
8
Patent #:
Issue Dt:
06/24/2014
Application #:
13142418
Filing Dt:
10/03/2011
Publication #:
Pub Dt:
02/09/2012
Title:
TEMPERATURE ALERT AND LOW RATE REFRESH FOR A NON-VOLATILE MEMORY
9
Patent #:
Issue Dt:
06/24/2014
Application #:
13142418
Filing Dt:
10/03/2011
PCT #:
IT0800814
Title:
TEMPERATURE ALERT AND LOW RATE REFRESH FOR A NON-VOLATILE MEMORY
10
Patent #:
Issue Dt:
04/08/2014
Application #:
13142487
Filing Dt:
06/28/2011
Publication #:
Pub Dt:
11/03/2011
Title:
WEAR LEVELING FOR ERASABLE MEMORIES
11
Patent #:
Issue Dt:
04/08/2014
Application #:
13142487
Filing Dt:
06/28/2011
PCT #:
IT0800817
Title:
WEAR LEVELING FOR ERASABLE MEMORIES
12
Patent #:
Issue Dt:
03/18/2014
Application #:
13143061
Filing Dt:
09/27/2011
Publication #:
Pub Dt:
01/05/2012
Title:
MEMORY DEVICE AND METHOD OF FABRICATING THEREOF
13
Patent #:
Issue Dt:
03/18/2014
Application #:
13143061
Filing Dt:
09/27/2011
PCT #:
IB0855586
Title:
MEMORY DEVICE AND METHOD OF FABRICATING THEREOF
14
Patent #:
Issue Dt:
12/10/2013
Application #:
13143072
Filing Dt:
09/26/2011
Publication #:
Pub Dt:
01/12/2012
Title:
ENHANCED ADDRESSABILITY FOR SERIAL NON-VOLATILE MEMORY
15
Patent #:
Issue Dt:
12/10/2013
Application #:
13143072
Filing Dt:
09/26/2011
Publication #:
Pub Dt:
01/12/2012
PCT #:
IB0855584
Title:
ENHANCED ADDRESSABILITY FOR SERIAL NON-VOLATILE MEMORY
16
Patent #:
Issue Dt:
01/07/2014
Application #:
13143075
Filing Dt:
09/26/2011
Publication #:
Pub Dt:
01/05/2012
Title:
NON-VOLATILE CONFIGURATION FOR SERIAL NON-VOLATILE MEMORY
17
Patent #:
Issue Dt:
01/07/2014
Application #:
13143075
Filing Dt:
09/26/2011
PCT #:
IB0855583
Title:
NON-VOLATILE CONFIGURATION FOR SERIAL NON-VOLATILE MEMORY
18
Patent #:
Issue Dt:
01/21/2014
Application #:
13143078
Filing Dt:
01/11/2012
PCT #:
IB0855582
Title:
EXECUTE-IN-PLACE MODE CONFIGURATION FOR SERIAL NON-VOLATILE MEMORY
19
Patent #:
Issue Dt:
05/14/2013
Application #:
13156293
Filing Dt:
06/08/2011
Publication #:
Pub Dt:
12/13/2012
Title:
SET PULSE FOR PHASE CHANGE MEMORY PROGRAMMING
20
Patent #:
Issue Dt:
08/23/2016
Application #:
13156961
Filing Dt:
06/09/2011
Publication #:
Pub Dt:
12/13/2012
Title:
REDUCED VOLTAGE NONVOLATILE FLASH MEMORY
21
Patent #:
Issue Dt:
03/10/2015
Application #:
13202326
Filing Dt:
08/18/2011
Publication #:
Pub Dt:
12/19/2013
Title:
CONTINUOUS PAGE READ FOR MEMORY
22
Patent #:
Issue Dt:
11/20/2012
Application #:
13208313
Filing Dt:
08/11/2011
Publication #:
Pub Dt:
02/09/2012
Title:
ERASE COMPLETION RECOGNITION
23
Patent #:
Issue Dt:
07/01/2014
Application #:
13213018
Filing Dt:
08/18/2011
Publication #:
Pub Dt:
02/21/2013
Title:
APPARATUSES, DEVICES AND METHODS FOR SENSING A SNAPBACK EVENT IN A CIRCUIT
24
Patent #:
Issue Dt:
04/15/2014
Application #:
13223171
Filing Dt:
08/31/2011
Publication #:
Pub Dt:
02/28/2013
Title:
CONCURRENT MEMORY OPERATIONS
25
Patent #:
Issue Dt:
11/10/2015
Application #:
13511987
Filing Dt:
09/19/2012
PCT #:
IT0900584
Title:
DESCENDING SET VERIFY FOR PHASE CHANGE MEMORY
26
Patent #:
Issue Dt:
02/10/2015
Application #:
13512000
Filing Dt:
09/21/2012
PCT #:
IT0900582
Title:
MEMORY DEVICE HAVING ADDRESS AND COMMAND SELECTABLE CAPABILITIES
27
Patent #:
Issue Dt:
12/09/2014
Application #:
13512006
Filing Dt:
09/24/2012
PCT #:
IT0900572
Title:
MODIFIED RESET STATE FOR ENHANCED READ MARGIN OF PHASE CHANGE MEMORY
28
Patent #:
Issue Dt:
10/07/2014
Application #:
13512008
Filing Dt:
09/21/2012
PCT #:
IT0900583
Title:
MIXED MODE PROGRAMMING FOR PHASE CHANGE MEMORY
29
Patent #:
Issue Dt:
06/30/2015
Application #:
13513139
Filing Dt:
09/17/2012
PCT #:
IT0900541
Title:
REFRESH ARCHITECTURE AND ALGORITHM FOR NON-VOLATILE MEMORIES
30
Patent #:
Issue Dt:
02/10/2015
Application #:
13514532
Filing Dt:
10/11/2012
PCT #:
IT0900557
Title:
APPARATUS AND METHOD FOR READING A PHASE-CHANGE MEMORY CELL
31
Patent #:
Issue Dt:
02/02/2016
Application #:
13518361
Filing Dt:
09/30/2013
Publication #:
Pub Dt:
12/25/2014
PCT #:
IT0900603
Title:
METHODS FOR A PHASE-CHANGE MEMORY ARRAY
32
Patent #:
Issue Dt:
12/08/2015
Application #:
13518371
Filing Dt:
12/11/2012
PCT #:
IT0900585
Title:
TIMING VIOLATION HANDLING IN A SYNCHRONOUS INTERFACE MEMORY
33
Patent #:
Issue Dt:
09/02/2014
Application #:
13519846
Filing Dt:
08/24/2012
PCT #:
IT0900592
Title:
CONTROLLING CLOCK INPUT BUFFERS
Assignor
1
Exec Dt:
09/30/2011
Assignee
1
8000 S. FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
BERKELEY LAW & TECHNOLOGY GROUP LLP
17933 NW EVERGREEN PARKWAY
SUITE 250
BEAVERTON, OR 97006

Search Results as of: 06/06/2024 02:44 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT