Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 016087/0211 | |
| Pages: | 8 |
| | Recorded: | 04/15/2005 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2005
|
Application #:
|
10640804
|
Filing Dt:
|
08/13/2003
|
|
Title:
|
INTEGRATED CIRCUIT AND ASSOCIATED DESIGN METHOD WITH ANTENNA ERROR CONTROL USING SPARE GATES
|
|
|
Assignee
|
|
|
|
|
| 5555 NE MOORE CT |
| HILLSBORO, OREGON 97124 |
|
|
Correspondence name and address
|
| |
LATTICE SEMICONDUCTOR CORPORATION
|
| |
MARK L BECKER
|
| |
5555 NE MORRE CT
|
| |
HILLSBORO, OR 97124
|
Search Results as of:
05/29/2024 11:41 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
