Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 042735/0212 | |
| Pages: | 8 |
| | Recorded: | 06/08/2017 | | |
| Attorney Dkt #: | STR.018.A1 |
| Conveyance: | CORRECTIVE ASSIGNMENT TO CORRECT THE SPELLING OF THE SECOND ASSIGNOR'S NAME PREVIOUSLY RECORDED ON REEL 033592 FRAME 0285. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT OF THE ASSIGNORS INTEREST. |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
14466143
|
Filing Dt:
|
08/22/2014
|
|
Publication #:
|
|
Pub Dt:
|
02/25/2016
| | | | |
|
Title:
|
NON-VOLATILE, SOLID-STATE MEMORY CONFIGURED TO PERFORM LOGICAL COMBINATION OF TWO OR MORE BLOCKS SHARING SERIES-CONNECTED BIT LINES
|
|
|
Assignee
|
|
|
|
|
| 10200 SOUTH DEANZA BOULEVARD |
| CUPERTINO, CALIFORNIA 95014 |
|
|
Correspondence name and address
|
| |
HOLLINGSWORTH DAVIS
|
| |
8000 W. 78TH STREET
|
| |
SUITE 450
|
| |
MINNEAPOLIS, MN 55439
|
Search Results as of:
05/24/2024 05:45 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
