Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 022381/0224 | |
| Pages: | 2 |
| | Recorded: | 03/11/2009 | | |
Attorney Dkt #: | TELAP015A |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12402465
|
Filing Dt:
|
03/11/2009
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
Title:
|
CROSS-COUPLED TRANSISTOR LAYOUTS IN RESTRICTED GATE LEVEL LAYOUT ARCHITECTURE
|
|
Assignee
|
|
|
655 CAMPBELL TECHNOLOGY PKWY |
SUITE 150 |
CAMPBELL, CALIFORNIA 95008 |
|
Correspondence name and address
|
|
KENNETH D. WRIGHT
|
|
710 LAKEWAY DRIVE
|
|
SUITE 200
|
|
SUNNYVALE, CA 94085
|
Search Results as of:
06/03/2024 06:33 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|