|
|
Patent #:
|
|
Issue Dt:
|
01/21/1992
|
Application #:
|
06548527
|
Filing Dt:
|
11/03/1983
|
Title:
|
DYNAMICALLY ALTERABLE INTERRUPT PRIORITY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/1990
|
Application #:
|
06825682
|
Filing Dt:
|
01/31/1986
|
Title:
|
METHOD AND APPARATUS FOR INTERRUPTING A COPROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
06836048
|
Filing Dt:
|
03/04/1986
|
Title:
|
FOR FORMING AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/1990
|
Application #:
|
06858326
|
Filing Dt:
|
05/01/1986
|
Title:
|
STRUCTURE AND METHOD FOR IMPROVING HIGH SPEED DATA RATE IN A DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/1990
|
Application #:
|
06871214
|
Filing Dt:
|
06/05/1986
|
Title:
|
PROGRAM CHECK FOR A NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/1990
|
Application #:
|
06889998
|
Filing Dt:
|
07/28/1986
|
Title:
|
PATTERN DRIVEN INTERRUPT IN A DIGITAL DATA PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/1990
|
Application #:
|
06905777
|
Filing Dt:
|
09/10/1986
|
Title:
|
SEMI-CONDUCTOR INTEGRATED CIRCUITS/SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1987
|
Application #:
|
06931304
|
Filing Dt:
|
11/17/1986
|
Title:
|
SLOPED CONTACT ETCH PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/1988
|
Application #:
|
06935867
|
Filing Dt:
|
11/28/1986
|
Title:
|
DATA CONVERTER FOR DIRECTLY PROVIDING OUTPUTS IN TWO'S COMPLEMENT CODE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/1988
|
Application #:
|
06938913
|
Filing Dt:
|
12/08/1986
|
Title:
|
HIGH DENSITY NON-CHARGE-SENSING DRAM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/1989
|
Application #:
|
06943529
|
Filing Dt:
|
12/18/1986
|
Title:
|
ELECTRICAL COMPONENT ASSEMBLY AND METHOD OF MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/1988
|
Application #:
|
06944047
|
Filing Dt:
|
12/22/1986
|
Title:
|
METHOD OF MATCHING CURRENTS FROM SPLIT COLLECTOR LATERAL PNP TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/1988
|
Application #:
|
06944099
|
Filing Dt:
|
12/22/1986
|
Title:
|
MEMORY WITH REDUNDANCY AND PREDECODED SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/1988
|
Application #:
|
06944711
|
Filing Dt:
|
12/22/1986
|
Title:
|
CIRCUIT FOR ENABLING A TRANSMISSION GATE IN RESPONSE TO PREDECODED SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/1988
|
Application #:
|
06944712
|
Filing Dt:
|
12/22/1986
|
Title:
|
GATE STRESS TEST OF A MOS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/1989
|
Application #:
|
06944784
|
Filing Dt:
|
12/22/1986
|
Title:
|
ADDRESS BUFFER CIRCUIT FOR A DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/1988
|
Application #:
|
06945151
|
Filing Dt:
|
12/22/1986
|
Title:
|
LOGIC ARRAY HAVING MULTIPLE OPTICAL LOGIC INPUTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/1988
|
Application #:
|
06945276
|
Filing Dt:
|
12/22/1986
|
Title:
|
INTERLOCKED STATE MACHINES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/1989
|
Application #:
|
06947069
|
Filing Dt:
|
12/29/1986
|
Title:
|
METHOD FOR OBTAINING SUBMICRON FEATURES FROM OPTICAL LITHOGRAPHY TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/1988
|
Application #:
|
06947124
|
Filing Dt:
|
12/29/1986
|
Title:
|
CMOS STATIC RAM CELL PROVIDED WITH AN ADDITIONAL BIPOLAR DRIVE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/1989
|
Application #:
|
06947212
|
Filing Dt:
|
12/29/1986
|
Title:
|
SINGLE TRANSISTOR CELL FOR ELECTRICALLY-ERASABLE PROGRAMMABLE READ-ONLY MEMORY AND ARRAY THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/1988
|
Application #:
|
06947213
|
Filing Dt:
|
12/29/1986
|
Title:
|
SINGLE TRANSISTOR CELL FOR ELECTRICALLY-ERASABLE PROGRAMMABLE READ-ONLY MEMORY AND ARRAY THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1988
|
Application #:
|
06947234
|
Filing Dt:
|
12/29/1986
|
Title:
|
PROCESS FOR REMOVAL OF WATER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/1989
|
Application #:
|
06947783
|
Filing Dt:
|
12/30/1986
|
Title:
|
INSTANTANEOUS DEVIATION LIMITER WITH PRE-EMPHASIS AND ZERO AVERAGE VALUE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/1988
|
Application #:
|
07000001
|
Filing Dt:
|
01/02/1987
|
Title:
|
MICROPROCESSOR SUPPORT INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/1989
|
Application #:
|
07003176
|
Filing Dt:
|
01/14/1987
|
Title:
|
DOUBLE-IMPLANT PROCESS FOR FORMING GRADED SOURCE/DRAIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/1988
|
Application #:
|
07008991
|
Filing Dt:
|
01/30/1987
|
Title:
|
INTEGRATED CIRCUIT METHOD USING DOUBLE IMPLANT DOPING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/1989
|
Application #:
|
07009322
|
Filing Dt:
|
01/30/1987
|
Title:
|
INTEGRATED CIRCUIT STRUCTURES HAVING POLYCRYSTALLINE ELECTRODE CONTACTS AND PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/1988
|
Application #:
|
07010257
|
Filing Dt:
|
02/02/1987
|
Title:
|
MODIFIED SOURCE/DRAIN IMPLANTS IN A DOUBLE-POLY NON-VOLATILE MEMORY PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/1988
|
Application #:
|
07013096
|
Filing Dt:
|
02/10/1987
|
Title:
|
TRENCH CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/1988
|
Application #:
|
07017118
|
Filing Dt:
|
02/20/1987
|
Title:
|
SINGLE TRANSISTOR CELL FOR ELECTRICALLY-ERASABLE PROGRAMMABLE READ- ONLY MEMORY AND ARRAY THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/1988
|
Application #:
|
07018310
|
Filing Dt:
|
02/24/1987
|
Title:
|
LOW VOLTAGE OPERATIONAL AMPLIFIER HAVING A SUBSTANTIALLY FULL RANGE OUTPUT VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/1988
|
Application #:
|
07018316
|
Filing Dt:
|
02/24/1987
|
Title:
|
FAST SETTLING DIGITAL TO ANALOG CONVERTER BIT SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/1989
|
Application #:
|
07026357
|
Filing Dt:
|
03/16/1987
|
Title:
|
POLYSILICON PATTERN FOR A FLOATING GATE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/1989
|
Application #:
|
07026511
|
Filing Dt:
|
03/17/1987
|
Title:
|
SINGLE CHIP MICROCOMPUTER WITH PATCHING AND CONFIGURATION CONTROLLED BY ON-BOARD NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/1989
|
Application #:
|
07029294
|
Filing Dt:
|
03/23/1987
|
Title:
|
SEMICONDUCTOR DIE BONDING WITH CONDUCTIVE ADHESIVE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/1988
|
Application #:
|
07030792
|
Filing Dt:
|
03/27/1987
|
Title:
|
PLASTIC CARRIER TAPE HAVING LOWERED CROSS RAILS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/1989
|
Application #:
|
07031305
|
Filing Dt:
|
03/30/1987
|
Title:
|
SEMICONDUCTOR MEMORY WITH DIVIDED WORD LINES AND SHARED SENSE AMPLIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/1989
|
Application #:
|
07031640
|
Filing Dt:
|
03/30/1987
|
Title:
|
FLIP CHIP MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/1988
|
Application #:
|
07031820
|
Filing Dt:
|
03/30/1987
|
Title:
|
SELF-ALIGNED TRANSISTOR METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/1988
|
Application #:
|
07034197
|
Filing Dt:
|
04/06/1987
|
Title:
|
A CMOS PROCESS FLOW WITH SMALL GATE GEOMETRY LDO N-CHANNEL TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/1988
|
Application #:
|
07037909
|
Filing Dt:
|
04/13/1987
|
Title:
|
PROCESS FOR DEVELOPING IMPLANTED BURIED LAYER AND/OR KEY LOCATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/1988
|
Application #:
|
07045500
|
Filing Dt:
|
05/04/1987
|
Title:
|
PHASE LOCKED LOOP HAVING FAST FREQUENCY LOCK STEERING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/1988
|
Application #:
|
07048345
|
Filing Dt:
|
05/11/1987
|
Title:
|
PEDESTAL TRANSISTORS AND METHOD OF PRODUCTION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/1988
|
Application #:
|
07053653
|
Filing Dt:
|
05/26/1987
|
Title:
|
PHASE LOCKED LOOP HAVING A FILTER WITH CONTROLLED VARIABLE BANDWIDTH
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/1991
|
Application #:
|
07056076
|
Filing Dt:
|
06/01/1987
|
Title:
|
HYPOEUTECTIC OHMIC CONTACT TO N-TYPE GALLIUM ARSENIDE WITH DIFFUSION BARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/1988
|
Application #:
|
07056171
|
Filing Dt:
|
08/20/1987
|
Title:
|
SELF CORRECTING SINGLE EVENT UPSET (SEU)
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/1988
|
Application #:
|
07056497
|
Filing Dt:
|
06/01/1987
|
Title:
|
COPLANAR DIE TO SUBSTRATE BOND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/1988
|
Application #:
|
07061502
|
Filing Dt:
|
06/15/1987
|
Title:
|
SEMICONDUCTOR PROTECTION CIRCUIT HAVING BOTH POSITIVE AND NEGATIVE HIGH VOLTAGE PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/1988
|
Application #:
|
07061639
|
Filing Dt:
|
06/15/1987
|
Title:
|
METHOD OF FORMING EDGE-SEALED MULTI-LAYER STRUCTURE WHILE PROTECTING ADJACENT REGION BY SCREEN OXIDE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/1988
|
Application #:
|
07064629
|
Filing Dt:
|
06/22/1987
|
Title:
|
SUPERLATTICE GATE FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/1988
|
Application #:
|
07066672
|
Filing Dt:
|
06/26/1987
|
Title:
|
DEPOSITION OF AMORPHOUS SILICON FOR THE FORMATION OF INTERLEVEL DIELECTRICS IN SEMICONDUCTOR MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/1989
|
Application #:
|
07066673
|
Filing Dt:
|
06/26/1987
|
Title:
|
METHOD OF MAKING A VOID FREE WAFER VIA VACUUM LAMINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/1988
|
Application #:
|
07068373
|
Filing Dt:
|
07/01/1987
|
Title:
|
SINGLE TUB TRANSISTOR MEANS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/1988
|
Application #:
|
07069916
|
Filing Dt:
|
07/06/1987
|
Title:
|
TRENCH CELL FOR A DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/1988
|
Application #:
|
07071002
|
Filing Dt:
|
07/09/1987
|
Title:
|
LDD CMOS PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/1989
|
Application #:
|
07072932
|
Filing Dt:
|
07/13/1987
|
Title:
|
N-CHANNEL MOS TRANSISTORS HAVING SOURCE/DRAIN REGIONS WITH GERMANIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/1988
|
Application #:
|
07073236
|
Filing Dt:
|
07/14/1987
|
Title:
|
GAIN CONTROL CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/1989
|
Application #:
|
07075787
|
Filing Dt:
|
07/20/1987
|
Title:
|
METHOD OF PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/1989
|
Application #:
|
07076509
|
Filing Dt:
|
07/22/1987
|
Title:
|
WRITE PROTECT MECHANISM FOR NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/1989
|
Application #:
|
07077357
|
Filing Dt:
|
07/24/1987
|
Title:
|
PMGI BI-LAYER LIFT-OFF PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/1988
|
Application #:
|
07077476
|
Filing Dt:
|
07/24/1987
|
Title:
|
MULTILEVEL INTERCONNECT TRANSFER PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/1989
|
Application #:
|
07077578
|
Filing Dt:
|
07/24/1987
|
Title:
|
QUEUED SERIAL PERIPHERAL INTERFACE FOR USE IN A DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/1988
|
Application #:
|
07080934
|
Filing Dt:
|
08/03/1987
|
Title:
|
VIDEO DEMODULATOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/1989
|
Application #:
|
07081041
|
Filing Dt:
|
08/03/1987
|
Title:
|
AUTOMATIC FREQUENCY CONTROL SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/1988
|
Application #:
|
07081085
|
Filing Dt:
|
08/03/1987
|
Title:
|
ADJUSTABLE PHASE SHIFT CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/1989
|
Application #:
|
07081194
|
Filing Dt:
|
08/04/1987
|
Title:
|
OUTPUT BUFFER FOR IMPROVING DI/DT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/1989
|
Application #:
|
07082410
|
Filing Dt:
|
08/06/1987
|
Title:
|
METHOD FOR DETERMINING SILICON (MASS 28) BEAM PURITY PRIOR TO IMPLANTATION OF GALLIUM ARSENIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1992
|
Application #:
|
07090180
|
Filing Dt:
|
08/27/1987
|
Title:
|
MICROCOMPUTER WITH ON-BOARD CHIP SELECTS AND PROGRAMMABLE BUS CYCLE STRETCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/1988
|
Application #:
|
07090823
|
Filing Dt:
|
08/28/1987
|
Title:
|
METHOD OF CHEMICALLY ETCHING TIW AND/OR TIWN
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/1989
|
Application #:
|
07090936
|
Filing Dt:
|
08/28/1987
|
Title:
|
SEMICONDUCTOR INTEGRATED BIPOLAR SWITCHING CIRCUIT FOR CONTROLLING PASSAGE OF SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/1988
|
Application #:
|
07092267
|
Filing Dt:
|
08/31/1987
|
Title:
|
METHOD FOR IMPROVED SURFACE PLANARITY IN SELECTIVE EPITAXIAL SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/1988
|
Application #:
|
07093851
|
Filing Dt:
|
09/08/1987
|
Title:
|
PHOTON RECYCLING LIGHT EMITTING DIODE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/1989
|
Application #:
|
07094246
|
Filing Dt:
|
09/08/1987
|
Title:
|
STANDARD CELL ARRAY HAVING FAKE GATE FOR ISOLATING DEVICES FROM SUPPLY VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/1989
|
Application #:
|
07095782
|
Filing Dt:
|
09/14/1987
|
Title:
|
METHOD OF FABRICATING A BIPOLAR SEMICONDUCTOR DEVICE WITH SILICIDE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/1990
|
Application #:
|
07097029
|
Filing Dt:
|
09/16/1987
|
Title:
|
LATCH-UP CONTROL FOR A CMOS MEMORY WITH A PUMPED WELL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/1989
|
Application #:
|
07097032
|
Filing Dt:
|
09/16/1987
|
Title:
|
DATA PROCESSOR HAVING PULSE WIDTH ENCODED STATUS OUTPUT SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/1988
|
Application #:
|
07097765
|
Filing Dt:
|
09/17/1987
|
Title:
|
CMOS AMPLIFIER CIRCUIT WHICH MINIMIZES POWER SUPPLY NOISE COUPLED VIA A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/1989
|
Application #:
|
07098244
|
Filing Dt:
|
09/18/1987
|
Title:
|
DYNAMIC DISABLE MECHANISM FOR A MEMORY MANAGEMENT UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/1991
|
Application #:
|
07098441
|
Filing Dt:
|
09/18/1987
|
Title:
|
COPROCESSOR INSTRUCTION FORMAT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/1991
|
Application #:
|
07098442
|
Filing Dt:
|
09/18/1987
|
Title:
|
COPROCESSOR INSTRUCTION FORMAT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/1990
|
Application #:
|
07099366
|
Filing Dt:
|
09/21/1987
|
Title:
|
BUS MASTER HAVING SELECTIVE BURST INITIATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/1988
|
Application #:
|
07101305
|
Filing Dt:
|
09/24/1987
|
Title:
|
MECHANICAL CLUTCH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/1989
|
Application #:
|
07101467
|
Filing Dt:
|
09/28/1987
|
Title:
|
RAM CELL HAVING TRENCH SIDEWALL LOAD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/1988
|
Application #:
|
07101694
|
Filing Dt:
|
09/25/1987
|
Title:
|
SELF-ALIGNED SEMICONDUCTOR DEVICE WITH NON-DIFFUSABLE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/1989
|
Application #:
|
07101875
|
Filing Dt:
|
09/28/1987
|
Title:
|
EPROM DEVICE USING ASYMMETRICAL TRANSISTOR CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/1989
|
Application #:
|
07103770
|
Filing Dt:
|
10/02/1987
|
Title:
|
SEMICONDUCTOR PROCESSING UTILIZING CARBON CONTAINING THICK FILM SPIN- ON GLASS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/1989
|
Application #:
|
07104007
|
Filing Dt:
|
10/02/1987
|
Title:
|
SIGNATURE CIRCUIT RESPONSIVE TO AN INPUT SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/1988
|
Application #:
|
07104008
|
Filing Dt:
|
10/02/1987
|
Title:
|
DIFFERENTIAL INPUT-SINGLE OUTPUT TWO POLE FILTER IMPLEMENTED BY A SINGLE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/1989
|
Application #:
|
07105161
|
Filing Dt:
|
10/06/1987
|
Title:
|
MERGED COMPLEMENTARY BIPOLAR AND MOS MEANS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/1990
|
Application #:
|
07105854
|
Filing Dt:
|
10/05/1987
|
Title:
|
BUS MASTER WHICH SELECTIVELY ATTEMPTS TO FILL COMPLETE ENTRIES IN A CACHE LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/1989
|
Application #:
|
07109564
|
Filing Dt:
|
10/19/1987
|
Title:
|
FILLER STRIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/1988
|
Application #:
|
07109684
|
Filing Dt:
|
10/19/1987
|
Title:
|
EPI DEFECT REDUCTION USING RAPID THERMAL ANNEALING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/1989
|
Application #:
|
07112593
|
Filing Dt:
|
10/26/1987
|
Title:
|
TAB-TYPE SEMICONDUCTOR PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/1990
|
Application #:
|
07112597
|
Filing Dt:
|
10/26/1987
|
Title:
|
METHOD AND APPARATUS FOR EXPLICITLY EVALUATING CONDITIONS IN A DATA PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/1989
|
Application #:
|
07115307
|
Filing Dt:
|
11/02/1987
|
Title:
|
PROCESS FOR PREFERENTIALLY ETCHING POLYCRYSTALLINE SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1992
|
Application #:
|
07115479
|
Filing Dt:
|
10/30/1987
|
Title:
|
DATA PROCESSOR WITH DEVELOPMENT SUPPORT FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/1989
|
Application #:
|
07118074
|
Filing Dt:
|
11/09/1987
|
Title:
|
POWER-ON RESET CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/1989
|
Application #:
|
07119528
|
Filing Dt:
|
11/12/1987
|
Title:
|
METHOD AND APPARATUS FOR POST-PACKAGING TESTING OF ONE-TIME PROGRAMMABLE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/1989
|
Application #:
|
07120569
|
Filing Dt:
|
11/10/1987
|
Title:
|
GAAS MESFET
|
|