|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08534763
|
Filing Dt:
|
09/27/1995
|
|
Title:
|
A DATA PROCESSING SYSTEM FOR ACCESSING AN EXTERNAL DEVICE DURING A BURST MODE OF OPERATION AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
08534764
|
Filing Dt:
|
09/27/1995
|
|
Title:
|
DATA PROCESSING SYSTEM FOR WRITING AN EXTERNAL DEVICE AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/1998
|
Application #:
|
08535427
|
Filing Dt:
|
09/28/1995
|
|
Title:
|
METHOD AND APPARATUS FOR FORMING REDUNDANT VIAS BETWEEN CONDUCTIVE LAYERS OF AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
08535680
|
Filing Dt:
|
09/28/1995
|
|
Title:
|
GRADIENT CHUCK METHOD FOR WAFER BONDING EMPLOYING A CONVEX PRESSURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/1997
|
Application #:
|
08535683
|
Filing Dt:
|
09/28/1995
|
|
Title:
|
METHOD AND APPARATUS FOR ENHANCED SECURITY OF A DATA PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/1997
|
Application #:
|
08536000
|
Filing Dt:
|
09/29/1995
|
|
Title:
|
POLYIMIDE OPTICAL WAVEGUIDE HAVING ELECTRICAL CONDUCTIVITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08536537
|
Filing Dt:
|
09/29/1995
|
|
Title:
|
METHOD FOR FORMING A VIA IN A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/1997
|
Application #:
|
08536541
|
Filing Dt:
|
09/29/1995
|
|
Title:
|
INTEGRATED CIRCUIT WITH LOW OUTPUT BUFFER ENERGY CONSUMPTION AND RELATED METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/1997
|
Application #:
|
08536600
|
Filing Dt:
|
09/29/1995
|
|
Title:
|
METHOD OF FABRICATING AN OPTICAL WAVEGUIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1998
|
Application #:
|
08536825
|
Filing Dt:
|
09/29/1995
|
|
Title:
|
APPARATUS FOR HOLDING A TESTING SUBSTRATE IN A SEMICONDUCTOR WAFER TESTER AND METHOD FOR USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08537049
|
Filing Dt:
|
09/29/1995
|
|
Title:
|
METHOD OF SPECULATIVELY EXECUTING STORE INSTRUCTIONS PRIOR TO PERFORMING SNOOP OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/1997
|
Application #:
|
08537053
|
Filing Dt:
|
09/29/1995
|
|
Title:
|
METHOD FOR ETCHING A DIELECTRIC LAYER ON A SEMICONDUCTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/1996
|
Application #:
|
08537169
|
Filing Dt:
|
09/29/1995
|
|
Title:
|
PAD ARRAY SEMICONDUCTOR DEVICE HAVING A HEAT SINK WITH DIE RECEIVING CAVITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08537196
|
Filing Dt:
|
09/29/1995
|
|
Title:
|
METHOD AND APPARATUS FOR SCHEDULING ADAPTATION FOR A NOTCH FILTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/1997
|
Application #:
|
08537584
|
Filing Dt:
|
10/02/1995
|
|
Title:
|
SEMICONDUCTOR DEVICE ON AN OPPOSED LEADFRAME AND METHOD FOR MAKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/1997
|
Application #:
|
08537953
|
Filing Dt:
|
10/02/1995
|
|
Title:
|
WORKSTATION FOR PROCESSING A FLEXIBLE MEMBRANE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/1997
|
Application #:
|
08538063
|
Filing Dt:
|
10/02/1995
|
|
Title:
|
METHOD OF FORMING A SILICON CARBIDE JFET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/1996
|
Application #:
|
08538064
|
Filing Dt:
|
10/02/1995
|
|
Title:
|
METHOD OF ETCHING SILICON CARBIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1998
|
Application #:
|
08539979
|
Filing Dt:
|
10/06/1995
|
|
Title:
|
MICROCONTROLLER WITH SECURITY LOGIC CIRCUIT WHICH PREVENTS READING OF INTERNAL MEMORY BY EXTERNAL PROGRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
08540139
|
Filing Dt:
|
10/06/1995
|
|
Title:
|
NONCONDUCTIVE LAMINANT FOR COUPLING SUBSTRATES AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/1997
|
Application #:
|
08540995
|
Filing Dt:
|
10/11/1995
|
|
Title:
|
LOW PROFILE EXPOSED DIE CHIP CARRIER PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/1996
|
Application #:
|
08541346
|
Filing Dt:
|
10/10/1995
|
|
Title:
|
LEAD COPLANARITY INSPECTION APPARATUS AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/1998
|
Application #:
|
08541536
|
Filing Dt:
|
10/10/1995
|
|
Title:
|
GRADED-CHANNEL SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/1997
|
Application #:
|
08543543
|
Filing Dt:
|
10/16/1995
|
|
Title:
|
METHOD FOR IMPROVING DISTRIBUTION OF UNDERFILL BETWEEN A FLIP CHIP DIE AND A CIRCUIT BOARD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
08544908
|
Filing Dt:
|
10/18/1995
|
|
Title:
|
SIGNAL ANALYZER AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/1996
|
Application #:
|
08546260
|
Filing Dt:
|
10/20/1995
|
|
Title:
|
A DATA PROCESSOER HAVING A DATA TABLE FOR PERFORMING A DUAL FUNCTION OF A ALPHANUMERIC NOTICE AND NUMERICAL CALCULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/1997
|
Application #:
|
08547005
|
Filing Dt:
|
10/23/1995
|
|
Title:
|
CIRCUIT AND METHOD OF ENCRYPTING KEY VALIDATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/1996
|
Application #:
|
08547448
|
Filing Dt:
|
10/24/1995
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A BURIED CHANNEL TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08548109
|
Filing Dt:
|
10/25/1995
|
|
Title:
|
WAFER HOLDER FOR SEMICONDUCTOR APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08548929
|
Filing Dt:
|
10/26/1995
|
|
Title:
|
LOW POWER LOGIC MINIMIZATION FOR ELECTRICAL CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1998
|
Application #:
|
08549503
|
Filing Dt:
|
10/27/1995
|
|
Title:
|
SYMMETRICAL FILTERING APPARATUS AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/1997
|
Application #:
|
08550036
|
Filing Dt:
|
10/30/1995
|
|
Title:
|
APPARATUS AND METHOD FOR SELECTIVELY COMPANDING DATA ON A SLOT-BY-SLOT BASIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/1997
|
Application #:
|
08550043
|
Filing Dt:
|
10/30/1995
|
|
Title:
|
METHOD AND APPARATUS FOR BURSTING OPERAND TRANSFERS DURING DYNAMIC BUS SIZING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1998
|
Application #:
|
08550055
|
Filing Dt:
|
10/30/1995
|
|
Title:
|
METHOD FOR MEASURING TIME AND STRUCTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/1997
|
Application #:
|
08550058
|
Filing Dt:
|
10/30/1995
|
|
Title:
|
POWER OFF-LOADING CIRCUIT AND METHOD FOR DISSIPATING POWER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/1997
|
Application #:
|
08550311
|
Filing Dt:
|
10/30/1995
|
|
Title:
|
METHOD AND APPARATUS FOR ADDRESS EXTENSION ACROSS A MULTIPLEXED COMMUNICATION BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1996
|
Application #:
|
08550416
|
Filing Dt:
|
10/30/1995
|
|
Title:
|
PROCESS FOR MANUFACTURING A PACKAGE FOR MATING WITH A BARE SEMICONDUCTOR DIE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/1997
|
Application #:
|
08550477
|
Filing Dt:
|
10/30/1995
|
|
Title:
|
APPARATUS FOR FORMING A TEST STACK FOR SEMICONDUCTOR WAFER PROBING AND METHOD FOR USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/1998
|
Application #:
|
08551396
|
Filing Dt:
|
11/01/1995
|
|
Title:
|
METHOD AND SYSTEM FOR ENHANCED EFFICIENCY OF DATA TRANSFERS FROM MEMORY TO MULTIPLE PROCESSORS IN A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/1996
|
Application #:
|
08552155
|
Filing Dt:
|
11/02/1995
|
|
Title:
|
FULL COLOR LIGHT EMITTING DIODE DISPLAY ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/1997
|
Application #:
|
08552156
|
Filing Dt:
|
11/02/1995
|
|
Title:
|
NON-VOLATILE REGISTER AND METHOD FOR ACCESSING DATA THEREIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/1997
|
Application #:
|
08552278
|
Filing Dt:
|
11/02/1995
|
|
Title:
|
RESISTOR STRUCTURE AND INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/1998
|
Application #:
|
08552425
|
Filing Dt:
|
11/03/1995
|
|
Title:
|
AUTOMATED METHOD FOR ADDING ATTRIBUTES INDENTIFIED ON A SCHEMATIC DIAGRAM TO AN INTEGRATED CIRCUIT LAYOUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/1996
|
Application #:
|
08552430
|
Filing Dt:
|
11/03/1995
|
|
Title:
|
PROCESS FOR PROVIDING INTERCONNECT BUMPS ON A BONDING PAD BY APPLICA- TION OF A SHEET OF CONDUCTIVE DISCS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1997
|
Application #:
|
08552448
|
Filing Dt:
|
11/03/1995
|
|
Title:
|
METHOD FOR TESTING AND BURNING-IN A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/1997
|
Application #:
|
08552518
|
Filing Dt:
|
11/02/1995
|
|
Title:
|
METHOD FOR TESTING INTEGRATED DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/1998
|
Application #:
|
08552656
|
Filing Dt:
|
11/03/1995
|
|
Title:
|
FABRICATION METHOD FOR A SEMICONDUCTOR DEVICE ON A SEMICONDUCTOR ON INSULATOR SUBSTRATE USING A TWO STAGE THRESHOLD ADJUST IMPLANT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08552657
|
Filing Dt:
|
11/03/1995
|
|
Title:
|
SYSTEM FOR DATA SYNCHRONIZATION BETWEEN TWO DEVICES USING FOUR TIME DOMAINS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/1997
|
Application #:
|
08552709
|
Filing Dt:
|
11/03/1995
|
|
Title:
|
CIRCUIT AND METHOD FOR ISOLATING CIRCUIT BLOCKS FOR REDUCING POWER DISSIPATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/1997
|
Application #:
|
08552710
|
Filing Dt:
|
11/03/1995
|
|
Title:
|
LOW-PROFILE BALL-GRID ARRAY SEMICONDUCTOR PACKAGE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08553801
|
Filing Dt:
|
10/23/1995
|
|
Title:
|
METHOD OF FORMING AN ISOLATION OXIDE FOR SILICON-ON-INSULATOR TECHNOLOGY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08553933
|
Filing Dt:
|
11/06/1995
|
|
Title:
|
FERROMAGNETIC GMR MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/1998
|
Application #:
|
08554329
|
Filing Dt:
|
11/02/1995
|
|
Title:
|
METHOD FOR IMPLEMENTING AN ADD-COMPARE-SELECT BUTTERFLY OPERATION IN A DATA PROCESSING SYSTEM AND INSTRUCTION THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08555454
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
TIMER BUS STRUCTURE FOR AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1998
|
Application #:
|
08555455
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
PERFORMING FLEXIBLE LOGICAL OPERATIONS WITH TIMER CHANNEL OUTPUTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/1997
|
Application #:
|
08555961
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
PIN AND STATUS BUS STRUCTURE FOR AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1998
|
Application #:
|
08555963
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
DATA TRANSFER BETWEEN INTEGRATED CIRCUIT TIMER CHANNELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1998
|
Application #:
|
08555964
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
INTEGRATED CIRCUIT TIMER SYSTEM HAVING A GLOBAL BUS FOR TRANSFERRING INFORMATION BETWEEN LOCAL BUSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1998
|
Application #:
|
08555965
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
TIMEBASE SYNCHRONIZATION IN SEPARATE INTEGRATED CIRCUITS OR SEPARATE MODULES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/1998
|
Application #:
|
08556477
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
METHOD OF FABRICATING SEMICONDUCTOR DEVICES WITH A PASSIVATED SURFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/1997
|
Application #:
|
08556686
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
HETEROJUNCTION INTERBAND TUNNEL DIODES WITH IMPROVED P/V CURRENT RATIOS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/1997
|
Application #:
|
08556688
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
METHOD OF DEFINING A LINE WIDTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08556782
|
Filing Dt:
|
11/02/1995
|
|
Title:
|
METHOD FOR MAKING A MOISTURE RESISTANT SEMICONDUCTOR DEVICE HAVING AN ORGANIC SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/1998
|
Application #:
|
08556891
|
Filing Dt:
|
11/02/1995
|
|
Title:
|
THIN FILM SILICON ON INSULATOR SEMICONDUCTOR INTEGRATED CIRCUIT WITH ELECTROSTATIC DAMAGE PROTECTION AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08557401
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
MULTI-PURPOSE PERIPHERAL BUS DRIVER APPARATUS AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/1998
|
Application #:
|
08557405
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
METHOD OF FABRICATING SEMICONDUCTOR DEVICES WITH A PASSIVATED SURFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/1996
|
Application #:
|
08557667
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
LEAD FRAME ASSEMBLY FOR SURFACE MOUNT INTEGRATED CIRCUIT POWER PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1998
|
Application #:
|
08558071
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
METHOD AND APPARATUS FOR EFFICIENTLY PROCESSING MULTIPLE CACHE MISSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08558451
|
Filing Dt:
|
11/16/1995
|
|
Title:
|
METHODS OF SIMULATING AN ELECTRONIC CIRCUIT DESIGN AND FORMING AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08558518
|
Filing Dt:
|
11/16/1995
|
|
Title:
|
METHOD OF FORMING AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08559669
|
Filing Dt:
|
11/20/1995
|
|
Title:
|
APPARATUS AND METHOD FOR DYNAMICALLY MIXING SLURRY FOR CHEMICAL MECHANICAL POLISHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/1997
|
Application #:
|
08560064
|
Filing Dt:
|
11/17/1995
|
|
Title:
|
METHOD AND APPARATUS FOR GENERATING DECOUPLED FILTER PARAMETERS AND IMPLEMENTING A BAND DECOUPLED FILTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/1998
|
Application #:
|
08560155
|
Filing Dt:
|
11/20/1995
|
|
Title:
|
CIRCUIT AND METHOD FOR RECONSTRUCTING A PHASE CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/1997
|
Application #:
|
08560505
|
Filing Dt:
|
11/17/1995
|
|
Title:
|
PLANAR ENCAPSULATION PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/1997
|
Application #:
|
08560876
|
Filing Dt:
|
11/20/1995
|
|
Title:
|
LOW VOLTAGE REFERENCE CIRCUIT AND METHOD OF OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/1998
|
Application #:
|
08560940
|
Filing Dt:
|
11/20/1995
|
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING BUS PROTOCOL SIMULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/1997
|
Application #:
|
08562440
|
Filing Dt:
|
11/24/1995
|
|
Title:
|
MULTI-STEP PLANARIZATION PROCESS USING POLISHING AT TWO DIFFERENT PAD PRESSURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/1997
|
Application #:
|
08562482
|
Filing Dt:
|
11/24/1995
|
|
Title:
|
MAGNETIC MEMORY AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08562861
|
Filing Dt:
|
11/27/1995
|
|
Title:
|
METHOD AND ASSEMBLY FOR PROVIDING IMPROVED UNDERCHIP ENCAPSULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/1997
|
Application #:
|
08563432
|
Filing Dt:
|
11/24/1995
|
|
Title:
|
METHOD OF MAKING A SENSOR FOR DETERMINING A RATIO OF MATERIALS IN A MIXTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/1997
|
Application #:
|
08563875
|
Filing Dt:
|
11/28/1995
|
|
Title:
|
THERMAL PROCESSING APPARATUS AND PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/1997
|
Application #:
|
08563885
|
Filing Dt:
|
11/21/1995
|
|
Title:
|
NON-VOLATILE MEMORY HAVING A CELL APPLYING TO MULTI-BIT DATA BY MULTI- LAYERED FLOATING GATE ARCHITECTURE AND PROGRAMMING METHOD FOR THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/1999
|
Application #:
|
08565141
|
Filing Dt:
|
11/30/1995
|
|
Title:
|
PROCESS FOR TESTING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08565285
|
Filing Dt:
|
11/30/1995
|
|
Title:
|
METHOD FOR FORMING A MULTIPLE-SENSOR SEMICONDUCTOR CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2000
|
Application #:
|
08565735
|
Filing Dt:
|
11/30/1995
|
|
Title:
|
SEMICONDUCTOR HEATER AND METHOD FOR MAKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/1998
|
Application #:
|
08566320
|
Filing Dt:
|
12/01/1995
|
|
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/1997
|
Application #:
|
08566386
|
Filing Dt:
|
12/01/1995
|
|
Title:
|
HIGH FREQUENCY SEMICONDUCTOR TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/1997
|
Application #:
|
08566418
|
Filing Dt:
|
11/30/1995
|
|
Title:
|
SYNCHRONIZATION OF TRANSPARENT TDM SUPERCHANNELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1998
|
Application #:
|
08566443
|
Filing Dt:
|
11/30/1995
|
|
Title:
|
TRANSMISSION LOAD CONTROL FOR MULTICHANNEL HDLC TDM LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/1997
|
Application #:
|
08566444
|
Filing Dt:
|
11/30/1995
|
|
Title:
|
MULTICHANNEL HDLC FRAMING/DEFRAMING MACHINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/1997
|
Application #:
|
08566518
|
Filing Dt:
|
12/04/1995
|
|
Title:
|
METHOD AND APPARATUS FOR GENERATING MULTIPLE SIGNALS AT MULTIPLE FREQUENCIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1998
|
Application #:
|
08566639
|
Filing Dt:
|
12/04/1995
|
|
Title:
|
MULTI-RATE DIGITAL FILTER APPARATUS AND METHOD FOR SIGMA-DELTA CONVERSION PROCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/1998
|
Application #:
|
08566754
|
Filing Dt:
|
12/04/1995
|
|
Title:
|
PROCESS FOR UNDERFILLING A FLIP-CHIP SEMICONDUCTOR DEVICE AND A DEVICE MADE THEREBY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/1998
|
Application #:
|
08566812
|
Filing Dt:
|
12/04/1995
|
|
Title:
|
A METHOD FOR CREATING A HIGH SPEED SCAN-INTEGRATED SET OF FLIP-FLOP ELEMENTS IN AN INTEGRATED CIRCUIT TO ENABLE FASTER SCAN-BASED TESTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/1998
|
Application #:
|
08566813
|
Filing Dt:
|
12/04/1995
|
|
Title:
|
SCANNABLE STORAGE CELL AND METHOD OF OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08567012
|
Filing Dt:
|
12/04/1995
|
|
Title:
|
VACUUM PICKUP TOOL FOR PLACING BALLS IN A CUSTOMIZED PATTERN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1998
|
Application #:
|
08567591
|
Filing Dt:
|
12/05/1995
|
|
Title:
|
PIPELINED PROCESSOR OPERATING IN DIFFERENT POWER MODE BASED ON BRANCH PREDICTION STATE OF BRANCH HISTORY BIT ENCODED AS TAKEN WEAKLY NOT TAKEN AND STRONGLY NOT TAKEN STATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
08568718
|
Filing Dt:
|
12/07/1995
|
|
Title:
|
SEQUENCING SCHEME FOR REDUCING LOW FREQUENCY TONE GENERATION IN AN ANALOGUE OUTPUT SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08569038
|
Filing Dt:
|
12/07/1995
|
|
Title:
|
TWO-STAGE OPERATIONAL AMPLIFIER CIRCUIT WITH WIDE OUTPUT VOLTAGE SWINGS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/1998
|
Application #:
|
08570169
|
Filing Dt:
|
12/07/1995
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
