Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 010773/0233 | |
| Pages: | 6 |
| | Recorded: | 04/24/2000 | | |
| Conveyance: | CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
9
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2000
|
Application #:
|
08963345
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
DATAPATH CONTROL LOGIC FOR PROCESSORS HAVING INSTRUCTION SET ARCHITECTURES IMPLEMENTED WITH HIERARCHICALLY ORGANIZED PRIMITIVE OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08963346
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
ADAPTABLE INPUT/OUTPUT PIN CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
08963387
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
PROCESSOR HAVING AN INSTRUCTION SET ARCHITECTURE IMPLEMENTED WITH HIERARCHICALLY ORGANIZED PRIMITIVE OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
08963389
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
CACHE MEMORY BASED INSTRUCTION EXECUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
08963391
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
VIRTUAL REGISTER SETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09120041
|
Filing Dt:
|
07/21/1998
|
|
Title:
|
PROCESSOR HAVING A DATAPATH AND CONTROL LOGIC CONSTITUTED WITH BASIS EXECUTION BLOCKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09120043
|
Filing Dt:
|
07/21/1998
|
|
Publication #:
|
|
Pub Dt:
|
05/02/2002
| | | | |
|
Title:
|
MULTIPLE ISA SUPPORT BY A PROCESSOR USING PRIMITIVE OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09231942
|
Filing Dt:
|
01/14/1999
|
|
Title:
|
ADAPTABLE I/O PINS MANIFESTING I/O CHARACTERISTICS RESPONSIVE TO BIT VALUES STORED IN SELECTED ADDRESSABLE STORGE LOCATIONS, EACH PIN COUPLED TO THREE CORRESONDING ADDRESSABLE STORAGE LOCATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
09442848
|
Filing Dt:
|
11/18/1999
|
|
Title:
|
PROCESSING INSTRUCTIONS OF AN INSTRUCTION SET ARCHITECTURE BY EXECUTING HIERARCHICALLY ORGANIZED SNIPPETS OF ATOMIC UNITS OF PRIMITIVE OPERATIONS
|
|
|
Assignee
|
|
|
|
|
| 2025 GATEWAY PLACE, SUITE 380 |
| SAN JOSE, CALIFORNIA 95110 |
|
|
Correspondence name and address
|
| |
BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP
|
| |
ALOYSIUS T.C. AUYEUNG
|
| |
12400 WILSHIRE BOULEVARD
|
| |
7TH FLOOR
|
| |
LOS ANGELES, CA 90025
|
Search Results as of:
06/03/2024 01:56 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
