Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 019048/0233 | |
| Pages: | 3 |
| | Recorded: | 02/23/2007 | | |
| Attorney Dkt #: | SEC.1818 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11709689
|
Filing Dt:
|
02/23/2007
|
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
|
Title:
|
PARALLEL BIT TEST CIRCUIT AND METHOD FOR SEMICONDUCTOR MEMORY DEVICE
|
|
|
Assignee
|
|
|
|
|
| 416, MAETAN-DONG, YEONGTONG-GU, SUWON-SI |
| GYEONGGI-DO, KOREA, REPUBLIC OF |
|
|
Correspondence name and address
|
| |
BENJAMIN P. WESTOVER
|
| |
VOLENTINE & WHITT, PLLC
|
| |
ONE FREEDOM SQUARE
|
| |
11951 FREEDOM DRIVE, SUITE 1260
|
| |
RESTON, VA 20190
|
Search Results as of:
05/30/2024 02:58 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
