Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 014484/0239 | |
| Pages: | 6 |
| | Recorded: | 09/12/2003 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
14
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1993
|
Application #:
|
07767256
|
Filing Dt:
|
09/27/1991
|
Title:
|
LOW POWER MULTIFUNCTION LOGIC ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1992
|
Application #:
|
07869616
|
Filing Dt:
|
04/16/1992
|
Title:
|
PROGRAMMABLE CMOS FLIP-FLOP EMPLOYING MULTIPLEXERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/1995
|
Application #:
|
08004797
|
Filing Dt:
|
01/14/1993
|
Title:
|
MEMORY SYSTEM FOR LOADING PERIPHERALS ON POWER UP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/1994
|
Application #:
|
08039966
|
Filing Dt:
|
03/30/1993
|
Title:
|
WRITE CIRCUIT FOR CMOS LATCH AND MEMORY SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/1995
|
Application #:
|
08066555
|
Filing Dt:
|
05/26/1993
|
Title:
|
FAST CMOS LOGIC WITH PROGRAMMABLE LOGIC CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/1996
|
Application #:
|
08297641
|
Filing Dt:
|
08/29/1994
|
Title:
|
DIGITAL INTERFACE CIRCUIT WITH DUAL SWITCHING POINTS FOR INCREASED SPEED
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/1995
|
Application #:
|
08310437
|
Filing Dt:
|
09/22/1994
|
Title:
|
PROGRAMMABLE MACROCELL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/1996
|
Application #:
|
08502531
|
Filing Dt:
|
07/14/1995
|
Title:
|
LOW NOISE TRI-STATE OUTPUT BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08690227
|
Filing Dt:
|
07/19/1996
|
Title:
|
PROGRAMMABLE DYNAMIC LINE-TERMINATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1998
|
Application #:
|
08723615
|
Filing Dt:
|
10/02/1996
|
Title:
|
PROGRAMMABLE LOGIC DEVICE WITH PARTIAL SWITCH MATRIX AND BYPASS MECHANISM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08754755
|
Filing Dt:
|
11/21/1996
|
Title:
|
INVERTER-CONTROLLED DIGITAL INTERFACE CIRCUIT WITH DUAL SWITCHING POINTS FOR INCREASED SPEED
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08853690
|
Filing Dt:
|
05/09/1997
|
Title:
|
TRISTATE BUFFER CIRCUIT WITH TRANSPARENT LATCHING CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09287446
|
Filing Dt:
|
04/07/1999
|
Title:
|
DRIVER CIRCUIT PROVIDING EARLY RELEASE AND QUICK BUS TURN-AROUND
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
09434713
|
Filing Dt:
|
11/05/1999
|
Title:
|
LOW POWER, STATIC CONTENT ADDRESSABLE MEMORY
|
|
Assignee
|
|
|
250 2-GA, TAEPYUNG-RO, |
CHUNG-GU |
SEOUL, KOREA, REPUBLIC OF |
|
Correspondence name and address
|
|
AKIN GUMP STRASS ET AL
|
|
JOHN A. TANG
|
|
1900 PENNZOIL PLACE, SOUTH TOWER
|
|
711 LOUISIANA STREET
|
|
HOUSTON, TX 77002
|
Search Results as of:
05/28/2024 01:12 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|