Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 034720/0251 | |
| Pages: | 11 |
| | Recorded: | 01/15/2015 | | |
| Attorney Dkt #: | MIL-013 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2017
|
Application #:
|
14515231
|
Filing Dt:
|
10/15/2014
|
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
|
Title:
|
COMPUTER PROCESSOR EMPLOYING DEDICATED HARDWARE MECHANISM CONTROLLING THE INITIALIZATION AND INVALIDATION OF CACHE LINES
|
|
|
Assignee
|
|
|
|
|
| PO BOX 1531 |
| PALO ALTO, CALIFORNIA 94302 |
|
|
Correspondence name and address
|
| |
GORDON & JACOBSON, P.C.
|
| |
60 LONG RIDGE ROAD
|
| |
SUITE 407
|
| |
STAMFORD, CT 06902
|
Search Results as of:
06/03/2024 08:47 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
