skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:023627/0253   Pages: 4
Recorded: 12/09/2009
Attorney Dkt #:WHITEBOX ADVISORS/RELEASE
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
Total properties: 11
1
Patent #:
Issue Dt:
06/19/1990
Application #:
07259830
Filing Dt:
10/19/1988
Title:
GROUP III - V SEMICONDUCTOR DEVICES WITH IMPROVED SWITCHING SPEEDS
2
Patent #:
Issue Dt:
07/03/1990
Application #:
07294271
Filing Dt:
01/06/1989
Title:
CURRENT-STEERING FET LOGIC CIRCUIT
3
Patent #:
Issue Dt:
06/09/1992
Application #:
07618992
Filing Dt:
11/28/1990
Title:
GATE-TO-OHMIC METAL CONTACT SCHEME FOR III-V DEVICES
4
Patent #:
Issue Dt:
09/01/1992
Application #:
07702151
Filing Dt:
05/14/1991
Title:
OHMIC CONTACT FOR III-V SEMICONDUCTOR DEVICES
5
Patent #:
Issue Dt:
11/09/1999
Application #:
08863875
Filing Dt:
05/27/1997
Title:
BUS ARRANGEMENTS FOR INTERCONNECTION OF DISCRETE AND/OR INTEGRATED MODULES IN A DIGITAL SYSTEM AND ASSOCIATED METHOD
6
Patent #:
Issue Dt:
12/10/2002
Application #:
08942011
Filing Dt:
10/01/1997
Title:
SYNCHRONOUS LATCHING BUS ARRANGEMENT FOR INTERFACING DISCRETE AND/OR INTEGRATED MODULES IN A DIGITAL SYSTEM AND ASSOCIATED METHOD
7
Patent #:
Issue Dt:
09/12/2000
Application #:
09067584
Filing Dt:
04/27/1998
Title:
PRIORITY ALLOCATION IN A BUS INTERCONNECTED DISCRETE AND/OR INTERGRATED DIGITAL MULTI-MODULE SYSTEM
8
Patent #:
Issue Dt:
07/11/2000
Application #:
09365441
Filing Dt:
08/02/1999
Title:
BUS ARRANGEMENTS FOR INTERCONNECTION OF DISCRETE AND/OR INTEGRATED MODULES IN A DIGITAL SYSTEM AND ASSOCIATED METHOD
9
Patent #:
Issue Dt:
11/20/2001
Application #:
09592364
Filing Dt:
06/12/2000
Title:
Bus arrangements for interconnection of discrete and/or integrated modules in a digital system and associated method
10
Patent #:
Issue Dt:
10/30/2001
Application #:
09619378
Filing Dt:
07/19/2000
Title:
Priority allocation in a bus interconnected discrete and/or integrated digital multi-module system
11
Patent #:
Issue Dt:
06/08/2004
Application #:
09992743
Filing Dt:
11/14/2001
Publication #:
Pub Dt:
05/15/2003
Title:
LOW TEMPERATURE ALUMINUM PLANARIZATION PROCESS
Assignor
1
Exec Dt:
12/09/2009
Assignee
1
3033 EXCELSIOR BOULEVARD
SUITE 300
MINNEAPOLIS, MINNESOTA 55416
Correspondence name and address
DORSEY & WHITNEY LLP
50 SOUTH SIXTH STREET
SUITE 1500
MINNEAPOLIS, MN 55402

Search Results as of: 05/26/2024 02:32 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT