USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	037387/0264			Pages:	17
		Recorded:	12/30/2015
Conveyance:	MERGER (SEE DOCUMENT FOR DETAILS).

Total properties: 11

Patent #:	6981110	Issue Dt:	12/27/2005	Application #:	10065340	Filing Dt:	10/06/2002
Title:	HARDWARE ENFORCED VIRTUAL SEQUENTIALITY

Patent #:	7107402	Issue Dt:	09/12/2006	Application #:	11306375	Filing Dt:	12/26/2005
Title:	PACKET PROCESSOR MEMORY INTERFACE

Patent #:	7441088	Issue Dt:	10/21/2008	Application #:	11530895	Filing Dt:	09/11/2006
Title:	PACKET PROCESSOR MEMORY CONFLICT PREDICTION

Patent #:	7506104	Issue Dt:	03/17/2009	Application #:	11930202	Filing Dt:	10/31/2007
Title:	PACKET PROCESSOR MEMORY INTERFACE WITH SPECULATIVE MEMORY READS

Patent #:	7487304	Issue Dt:	02/03/2009	Application #:	11930203	Filing Dt:	10/31/2007
Title:	PACKET PROCESSOR MEMORY INTERFACE WITH ACTIVE PACKET LIST

Patent #:	7496721	Issue Dt:	02/24/2009	Application #:	11930205	Filing Dt:	10/31/2007
Title:	PACKET PROCESSOR MEMORY INTERFACE WITH LATE ORDER BINDING

Patent #:	7475200	Issue Dt:	01/06/2009	Application #:	11930207	Filing Dt:	10/31/2007
Title:	PACKET PROCESSOR MEMORY INTERFACE WITH WRITE DEPENDENCY LIST

Patent #:	7475201	Issue Dt:	01/06/2009	Application #:	11930209	Filing Dt:	10/31/2007
Title:	PACKET PROCESSOR MEMORY INTERFACE WITH CONDITIONAL DELAYED RESTART

Patent #:	7478209	Issue Dt:	01/13/2009	Application #:	11930211	Filing Dt:	10/31/2007
Title:	PACKET PROCESSOR MEMORY INTERFACE WITH CONFLICT DETECTION AND CHECKPOINT REPAIR

Patent #:	7444481	Issue Dt:	10/28/2008	Application #:	11930214	Filing Dt:	10/31/2007
Title:	PACKET PROCESSOR MEMORY INTERFACE WITH MEMORY CONFLICT VALUE CHECKING

Patent #:	7739452	Issue Dt:	06/15/2010	Application #:	12400437	Filing Dt:	03/09/2009
Publication #:	US20090193216	Pub Dt:	07/30/2009
Title:	METHOD AND APPARATUS FOR HARDWARE ENFORCED VIRTUAL SEQUENTIALITY

Assignor

Exec Dt:

08/12/2015

Assignee

2711 CENTERVILLE RD

SUITE 400

WILMINGTON, DELAWARE 19808

Correspondence name and address
	FOLEY & LARDNER
	150 EAST GILMAN STREET ROAD
	VEREX PLAZA
	MADISON, WI 53703

Search Results as of: 05/28/2024 10:21 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6