skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:031591/0266   Pages: 372
Recorded: 11/06/2013
Attorney Dkt #:CRS1-39000
Conveyance: SECURITY AGREEMENT
Total properties: 6045
Page 56 of 61
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61
1
Patent #:
Issue Dt:
04/07/2015
Application #:
13656073
Filing Dt:
10/19/2012
Publication #:
Pub Dt:
04/24/2014
Title:
FLEXIBLE CONTROL MECHANISM FOR STORE GATHERING IN A WRITE BUFFER
2
Patent #:
Issue Dt:
06/16/2015
Application #:
13656103
Filing Dt:
10/19/2012
Publication #:
Pub Dt:
04/24/2014
Title:
RESURF HIGH VOLTAGE DIODE
3
Patent #:
Issue Dt:
05/26/2015
Application #:
13656122
Filing Dt:
10/19/2012
Publication #:
Pub Dt:
04/24/2014
Title:
HIGH VOLTAGE DIODE
4
Patent #:
Issue Dt:
11/18/2014
Application #:
13656253
Filing Dt:
10/19/2012
Publication #:
Pub Dt:
04/24/2014
Title:
DYNAMICALLY BIASED OUTPUT STRUCTURE
5
Patent #:
Issue Dt:
02/18/2014
Application #:
13656551
Filing Dt:
10/19/2012
Title:
AMPLIFIER CALIBRATION
6
Patent #:
Issue Dt:
02/03/2015
Application #:
13657250
Filing Dt:
10/22/2012
Publication #:
Pub Dt:
04/24/2014
Title:
PACKAGING FOR SEMICONDUCTOR SENSOR DEVICES AND METHODS
7
Patent #:
Issue Dt:
07/01/2014
Application #:
13660243
Filing Dt:
10/25/2012
Publication #:
Pub Dt:
05/01/2014
Title:
PACKAGED INTEGRATED CIRCUIT HAVING LARGE SOLDER PADS AND METHOD FOR FORMING
8
Patent #:
Issue Dt:
11/26/2013
Application #:
13661131
Filing Dt:
10/26/2012
Title:
VIA PLACEMENT AND ELECTRONIC CIRCUIT DESIGN PROCESSING METHOD AND ELECTRONIC CIRCUIT DESIGN UTILIZING SAME
9
Patent #:
Issue Dt:
08/18/2015
Application #:
13661157
Filing Dt:
10/26/2012
Publication #:
Pub Dt:
05/01/2014
Title:
METHOD OF MAKING A LOGIC TRANSISTOR AND A NON-VOLATILE MEMORY (NVM) CELL
10
Patent #:
Issue Dt:
01/28/2014
Application #:
13661377
Filing Dt:
10/26/2012
Title:
METHODS AND STRUCTURES FOR CAPPING A STRUCTURE WITH A PROTECTIVE COATING
11
Patent #:
Issue Dt:
12/16/2014
Application #:
13661861
Filing Dt:
10/26/2012
Publication #:
Pub Dt:
05/01/2014
Title:
SRAM WITH IMPROVED WRITE OPERATION
12
Patent #:
Issue Dt:
09/16/2014
Application #:
13663462
Filing Dt:
10/29/2012
Publication #:
Pub Dt:
05/01/2014
Title:
SEMICONDUCTOR DEVICE WITH THERMAL DISSIPATION LEAD FRAME
13
Patent #:
Issue Dt:
03/03/2015
Application #:
13663636
Filing Dt:
10/30/2012
Publication #:
Pub Dt:
05/01/2014
Title:
CONTROL GATE WORD LINE DRIVER CIRCUIT FOR MULTIGATE MEMORY
14
Patent #:
Issue Dt:
07/07/2015
Application #:
13663991
Filing Dt:
10/30/2012
Publication #:
Pub Dt:
05/01/2014
Title:
PRODUCTION-TEST DIE TEMPERATURE MEASUREMENT
15
Patent #:
Issue Dt:
12/15/2015
Application #:
13663998
Filing Dt:
10/30/2012
Publication #:
Pub Dt:
05/01/2014
Title:
SENSOR SINGLE TRACK TRIM USING STATIONARY HARDWARE AND FIELDS
16
Patent #:
Issue Dt:
05/03/2016
Application #:
13664565
Filing Dt:
10/31/2012
Publication #:
Pub Dt:
05/01/2014
Title:
SYSTEM AND METHOD FOR ASSIGNING A MESSAGE
17
Patent #:
Issue Dt:
06/17/2014
Application #:
13665256
Filing Dt:
10/31/2012
Publication #:
Pub Dt:
05/01/2014
Title:
SYSTEMS AND METHODS FOR DETERMINING AGING DAMAGE FOR SEMICONDUCTOR DEVICES
18
Patent #:
Issue Dt:
11/11/2014
Application #:
13665518
Filing Dt:
10/31/2012
Publication #:
Pub Dt:
05/01/2014
Title:
GATE DRIVER WITH DESATURATION DETECTION AND ACTIVE CLAMPING
19
Patent #:
Issue Dt:
07/08/2014
Application #:
13665665
Filing Dt:
10/31/2012
Publication #:
Pub Dt:
05/01/2014
Title:
LDMOS Device with Minority Carrier Shunt Region
20
Patent #:
Issue Dt:
07/15/2014
Application #:
13665840
Filing Dt:
10/31/2012
Publication #:
Pub Dt:
05/01/2014
Title:
METHODS AND INTEGRATED CIRCUIT PACKAGE FOR SENSING FLUID PROPERTIES
21
Patent #:
Issue Dt:
08/02/2016
Application #:
13665864
Filing Dt:
10/31/2012
Publication #:
Pub Dt:
05/01/2014
Title:
METHOD AND APPARATUS FOR A TUNABLE DRIVER CIRCUIT
22
Patent #:
NONE
Issue Dt:
Application #:
13665902
Filing Dt:
10/31/2012
Publication #:
Pub Dt:
05/01/2014
Title:
LCD DRIVER VERIFICATION SYSTEM
23
Patent #:
Issue Dt:
07/08/2014
Application #:
13665903
Filing Dt:
10/31/2012
Publication #:
Pub Dt:
05/01/2014
Title:
RELAXATION OSCILLATOR
24
Patent #:
NONE
Issue Dt:
Application #:
13665906
Filing Dt:
10/31/2012
Publication #:
Pub Dt:
05/01/2014
Title:
MEMORY CONTROLLER FOR MEMORY DEVICE
25
Patent #:
Issue Dt:
01/20/2015
Application #:
13665917
Filing Dt:
10/31/2012
Publication #:
Pub Dt:
05/01/2014
Title:
MEMORY DEVICE REDUNDANCY MANAGEMENT SYSTEM
26
Patent #:
Issue Dt:
02/04/2014
Application #:
13665921
Filing Dt:
10/31/2012
Title:
SYSTEM FOR GENERATING GATED CLOCK SIGNALS
27
Patent #:
Issue Dt:
07/21/2015
Application #:
13666289
Filing Dt:
11/01/2012
Publication #:
Pub Dt:
05/01/2014
Title:
Vector NCO and Twiddle Factor Generator
28
Patent #:
Issue Dt:
09/30/2014
Application #:
13668496
Filing Dt:
11/05/2012
Publication #:
Pub Dt:
05/08/2014
Title:
DELAY COMPENSATED CONTINUOUS TIME SIGMA DELTA ANALOG-TO-DIGITAL CONVERTER
29
Patent #:
Issue Dt:
03/14/2017
Application #:
13668951
Filing Dt:
11/05/2012
Publication #:
Pub Dt:
05/08/2014
Title:
HARDWARE-BASED MEMORY INITIALIZATION
30
Patent #:
Issue Dt:
09/22/2015
Application #:
13671503
Filing Dt:
11/07/2012
Publication #:
Pub Dt:
01/02/2014
Title:
SEMICONDUCTOR DEVICE AND DRIVER CIRCUIT WITH AN ACTIVE DEVICE AND ISOLATION STRUCTURE INTERCONNECTED THROUGH A DIODE CIRCUIT, AND METHOD OF MANUFACTURE THEREOF
31
Patent #:
Issue Dt:
07/11/2017
Application #:
13671506
Filing Dt:
11/07/2012
Publication #:
Pub Dt:
01/02/2014
Title:
SEMICONDUCTOR DEVICE AND DRIVER CIRCUIT WITH AN ACTIVE DEVICE AND ISOLATION STRUCTURE INTERCONNECTED THROUGH A RESISTOR CIRCUIT, AND METHOD OF MANUFACTURE THEREOF
32
Patent #:
Issue Dt:
04/28/2015
Application #:
13671623
Filing Dt:
11/08/2012
Publication #:
Pub Dt:
05/08/2014
Title:
PROTECTION DEVICE AND RELATED FABRICATION METHODS
33
Patent #:
Issue Dt:
04/08/2014
Application #:
13671951
Filing Dt:
11/08/2012
Publication #:
Pub Dt:
03/14/2013
Title:
OFFSET ERROR AUTOMATIC CALIBRATION INTEGRATED CIRCUIT
34
Patent #:
Issue Dt:
06/30/2015
Application #:
13673212
Filing Dt:
11/09/2012
Publication #:
Pub Dt:
05/15/2014
Title:
WETTABLE LEAD ENDS ON A FLAT-PACK NO-LEAD MICROELECTRONIC PACKAGE
35
Patent #:
Issue Dt:
12/29/2015
Application #:
13674367
Filing Dt:
11/12/2012
Publication #:
Pub Dt:
05/15/2014
Title:
PROGRAMMING A NON-VOLATILE MEMORY (NVM) SYSTEM HAVING ERROR CORRECTION CODE (ECC)
36
Patent #:
Issue Dt:
10/28/2014
Application #:
13675008
Filing Dt:
11/13/2012
Publication #:
Pub Dt:
05/15/2014
Title:
TRACE ROUTING WITHIN A SEMICONDUCTOR PACKAGE SUBSTRATE
37
Patent #:
Issue Dt:
01/05/2016
Application #:
13677800
Filing Dt:
11/15/2012
Publication #:
Pub Dt:
05/15/2014
Title:
INTEGRATED CIRCUIT WITH DEGRADATION MONITORING
38
Patent #:
Issue Dt:
03/17/2015
Application #:
13678117
Filing Dt:
11/15/2012
Publication #:
Pub Dt:
05/15/2014
Title:
TEMPERATURE DEPENDENT TIMER CIRCUIT
39
Patent #:
Issue Dt:
09/15/2015
Application #:
13678789
Filing Dt:
11/16/2012
Publication #:
Pub Dt:
05/22/2014
Title:
TABLE MODEL CIRCUIT SIMULATION ACCELERATION USING MODEL CACHING
40
Patent #:
Issue Dt:
07/14/2015
Application #:
13679481
Filing Dt:
11/16/2012
Publication #:
Pub Dt:
05/22/2014
Title:
DYNAMIC READ SCHEME FOR HIGH RELIABILITY HIGH PERFORMANCE FLASH MEMORY
41
Patent #:
Issue Dt:
04/19/2016
Application #:
13679515
Filing Dt:
11/16/2012
Publication #:
Pub Dt:
05/22/2014
Title:
NON-VOLATILE MEMORY ROBUST START-UP USING ANALOG-TO-DIGITAL CONVERTER
42
Patent #:
NONE
Issue Dt:
Application #:
13681401
Filing Dt:
11/19/2012
Publication #:
Pub Dt:
01/23/2014
Title:
SEMICONDUCTOR WAFER DICING METHOD
43
Patent #:
Issue Dt:
01/13/2015
Application #:
13681406
Filing Dt:
11/19/2012
Publication #:
Pub Dt:
01/30/2014
Title:
SYSTEM AND METHOD FOR PERFORMING SCAN TEST
44
Patent #:
Issue Dt:
09/16/2014
Application #:
13681437
Filing Dt:
11/20/2012
Publication #:
Pub Dt:
01/30/2014
Title:
SEMICONDUCTOR DEVICE PACKAGE WITH CAP ELEMENT
45
Patent #:
Issue Dt:
03/24/2015
Application #:
13681956
Filing Dt:
11/20/2012
Publication #:
Pub Dt:
05/22/2014
Title:
LOW-POWER VOLTAGE TAMPER DETECTION
46
Patent #:
Issue Dt:
04/14/2015
Application #:
13682350
Filing Dt:
11/20/2012
Publication #:
Pub Dt:
05/22/2014
Title:
FLEXIBLE CONTROL MECHANISM FOR STORE GATHERING IN A WRITE BUFFER
47
Patent #:
Issue Dt:
10/13/2015
Application #:
13682367
Filing Dt:
11/20/2012
Publication #:
Pub Dt:
05/22/2014
Title:
FLEXIBLE CONTROL MECHANISM FOR STORE GATHERING IN A WRITE BUFFER
48
Patent #:
Issue Dt:
03/22/2016
Application #:
13682558
Filing Dt:
11/20/2012
Publication #:
Pub Dt:
05/22/2014
Title:
INTEGRATED CIRCUIT ELECTRICAL PROTECTION DEVICE
49
Patent #:
Issue Dt:
09/06/2016
Application #:
13682604
Filing Dt:
11/20/2012
Publication #:
Pub Dt:
05/22/2014
Title:
TRIGGER CIRCUIT AND METHOD FOR IMPROVED TRANSIENT IMMUNITY
50
Patent #:
Issue Dt:
11/04/2014
Application #:
13682749
Filing Dt:
11/21/2012
Publication #:
Pub Dt:
02/06/2014
Title:
LOW POWER SCAN FLIP-FLOP CELL
51
Patent #:
NONE
Issue Dt:
Application #:
13682751
Filing Dt:
11/21/2012
Publication #:
Pub Dt:
02/27/2014
Title:
METHOD AND SYSTEM FOR DEBLOCK FILTERING CODED MACROBLOCKS
52
Patent #:
Issue Dt:
03/10/2015
Application #:
13682755
Filing Dt:
11/21/2012
Publication #:
Pub Dt:
05/22/2014
Title:
SYSTEM FOR DATA TRANSFER BETWEEN ASYNCHRONOUS CLOCK DOMAINS
53
Patent #:
Issue Dt:
05/09/2017
Application #:
13684840
Filing Dt:
11/26/2012
Publication #:
Pub Dt:
04/04/2013
Title:
TEST STRUCTURE ACTIVATED BY PROBE NEEDLE
54
Patent #:
Issue Dt:
11/29/2016
Application #:
13686102
Filing Dt:
11/27/2012
Publication #:
Pub Dt:
05/29/2014
Title:
ELECTRONIC DEVICES WITH CAVITY-TYPE, PERMEABLE MATERIAL FILLED PACKAGES, AND METHODS OF THEIR MANUFACTURE
55
Patent #:
Issue Dt:
05/20/2014
Application #:
13686889
Filing Dt:
11/27/2012
Publication #:
Pub Dt:
05/29/2014
Title:
VOLTAGE RAMP-UP PROTECTION
56
Patent #:
Issue Dt:
09/23/2014
Application #:
13686901
Filing Dt:
11/27/2012
Publication #:
Pub Dt:
05/29/2014
Title:
METHOD AND INTEGRATED CIRCUIT THAT PROVIDES TRACKING BETWEEN MULTIPLE REGULATED VOLTAGES
57
Patent #:
Issue Dt:
05/10/2016
Application #:
13687299
Filing Dt:
11/28/2012
Publication #:
Pub Dt:
05/29/2014
Title:
INERTIAL SENSOR AND METHOD OF LEVITATION EFFECT COMPENSATION
58
Patent #:
NONE
Issue Dt:
Application #:
13687424
Filing Dt:
11/28/2012
Publication #:
Pub Dt:
05/29/2014
Title:
SPRING FOR MICROELECTROMECHANICAL SYSTEMS (MEMS) DEVICE
59
Patent #:
Issue Dt:
07/26/2016
Application #:
13688820
Filing Dt:
11/29/2012
Publication #:
Pub Dt:
05/29/2014
Title:
ELECTRONIC DEVICES WITH EMBEDDED DIE INTERCONNECT STRUCTURES, AND METHODS OF MANUFACTURE THEREOF
60
Patent #:
Issue Dt:
08/12/2014
Application #:
13689034
Filing Dt:
11/29/2012
Publication #:
Pub Dt:
05/29/2014
Title:
SEMICONDUCTOR DEVICE PACKAGE
61
Patent #:
Issue Dt:
12/15/2015
Application #:
13689037
Filing Dt:
11/29/2012
Publication #:
Pub Dt:
04/04/2013
Title:
SYSTEMS AND METHODS FOR DELIVERING POWER IN RESPONSE TO A CONNECTION EVENT
62
Patent #:
Issue Dt:
09/02/2014
Application #:
13689043
Filing Dt:
11/29/2012
Publication #:
Pub Dt:
05/29/2014
Title:
SYSTEMS AND METHODS FOR CONTROLLING POWER IN SEMICONDUCTOR CIRCUITS
63
Patent #:
NONE
Issue Dt:
Application #:
13689274
Filing Dt:
11/29/2012
Publication #:
Pub Dt:
05/29/2014
Title:
METHODS FOR THE FABRICATION OF SEMICONDUCTOR DEVICES INCLUDING SUB-ISOLATION BURIED LAYERS
64
Patent #:
Issue Dt:
04/19/2016
Application #:
13689331
Filing Dt:
11/29/2012
Publication #:
Pub Dt:
10/31/2013
Title:
MEMORY COLUMN DROWSY CONTROL
65
Patent #:
Issue Dt:
09/17/2013
Application #:
13689424
Filing Dt:
11/29/2012
Title:
PROVIDING AN AUTOMATIC OPTICAL INSPECTION FEATURE FOR SOLDER JOINTS ON SEMICONDUCTOR PACKAGES
66
Patent #:
NONE
Issue Dt:
Application #:
13689845
Filing Dt:
11/30/2012
Publication #:
Pub Dt:
06/05/2014
Title:
SEMICONDUCTOR DEVICE PACKAGES PROVIDING ENHANCED EXPOSED TOE FILLETS
67
Patent #:
Issue Dt:
10/27/2015
Application #:
13690046
Filing Dt:
11/30/2012
Publication #:
Pub Dt:
06/05/2014
Title:
OVER VOLTAGE PROTECTION FOR A THIN OXIDE LOAD CIRCUIT
68
Patent #:
Issue Dt:
01/14/2014
Application #:
13690336
Filing Dt:
11/30/2012
Title:
AC COUPLED LEVEL SHIFTER
69
Patent #:
Issue Dt:
09/20/2016
Application #:
13690888
Filing Dt:
11/30/2012
Publication #:
Pub Dt:
02/20/2014
Title:
RANDOM ACCESS OF A CACHE PORTION USING AN ACCESS MODULE
70
Patent #:
Issue Dt:
03/25/2014
Application #:
13695670
Filing Dt:
11/01/2012
Publication #:
Pub Dt:
03/07/2013
Title:
INTEGRATED CIRCUIT, ELECTRONIC DEVICE AND ESD PROTECTION THEREFOR
71
Patent #:
Issue Dt:
08/11/2015
Application #:
13698122
Filing Dt:
11/15/2012
Publication #:
Pub Dt:
03/07/2013
Title:
POWER SWITCHING APPARATUS AND METHOD FOR IMPROVING CURRENT SENSE ACCURACY
72
Patent #:
Issue Dt:
09/01/2015
Application #:
13701303
Filing Dt:
11/30/2012
Publication #:
Pub Dt:
03/28/2013
Title:
INTEGRATED CIRCUIT DEVICE, ELECTRONIC DEVICE AND METHOD FOR DETECTING TIMING VIOLATIONS WITHIN A CLOCK SIGNAL
73
Patent #:
NONE
Issue Dt:
Application #:
13709049
Filing Dt:
12/09/2012
Publication #:
Pub Dt:
04/18/2013
Title:
EMBEDDED LOGIC ANALYZER
74
Patent #:
Issue Dt:
12/02/2014
Application #:
13709103
Filing Dt:
12/10/2012
Publication #:
Pub Dt:
06/12/2014
Title:
REDUCING THE POWER CONSUMPTION OF MEMORY DEVICES
75
Patent #:
Issue Dt:
12/09/2014
Application #:
13712051
Filing Dt:
12/12/2012
Publication #:
Pub Dt:
06/12/2014
Title:
INTEGRATED CIRCUITS INCLUDING INTEGRATED PASSIVE DEVICES AND METHODS OF MANUFACTURE THEREOF
76
Patent #:
Issue Dt:
07/07/2015
Application #:
13712070
Filing Dt:
12/12/2012
Publication #:
Pub Dt:
06/12/2014
Title:
SYSTEMS WITH ADJUSTABLE SAMPLING PARAMETERS AND METHODS OF THEIR OPERATION
77
Patent #:
Issue Dt:
12/30/2014
Application #:
13714415
Filing Dt:
12/14/2012
Publication #:
Pub Dt:
03/13/2014
Title:
BAND GAP REFERENCE VOLTAGE GENERATOR
78
Patent #:
NONE
Issue Dt:
Application #:
13716193
Filing Dt:
12/16/2012
Publication #:
Pub Dt:
04/24/2014
Title:
SYSTEM AND METHOD FOR CLEANING BOND WIRE
79
Patent #:
Issue Dt:
07/08/2014
Application #:
13716194
Filing Dt:
12/16/2012
Publication #:
Pub Dt:
05/22/2014
Title:
RAIL TO RAIL DIFFERENTIAL BUFFER INPUT STAGE
80
Patent #:
Issue Dt:
12/03/2013
Application #:
13717646
Filing Dt:
12/17/2012
Title:
MULTI-VOLTAGE DOMAIN CIRCUIT DESIGN VERIFICATION METHOD
81
Patent #:
Issue Dt:
01/06/2015
Application #:
13718081
Filing Dt:
12/18/2012
Publication #:
Pub Dt:
06/19/2014
Title:
SEMICONDUCTOR PACKAGE SIGNAL ROUTING USING CONDUCTIVE VIAS
82
Patent #:
Issue Dt:
11/25/2014
Application #:
13718598
Filing Dt:
12/18/2012
Publication #:
Pub Dt:
06/19/2014
Title:
REDUCING MEMS STICTION BY INTRODUCTION OF A CARBON BARRIER
83
Patent #:
Issue Dt:
03/22/2016
Application #:
13718614
Filing Dt:
12/18/2012
Publication #:
Pub Dt:
06/19/2014
Title:
REDUCING MEMS STICTION BY DEPOSITION OF NANOCLUSTERS
84
Patent #:
Issue Dt:
03/11/2014
Application #:
13723207
Filing Dt:
12/21/2012
Publication #:
Pub Dt:
04/03/2014
Title:
SYSTEM FOR OPTIMIZING NUMBER OF DIES PRODUCED ON A WAFER
85
Patent #:
Issue Dt:
05/13/2014
Application #:
13731242
Filing Dt:
12/31/2012
Publication #:
Pub Dt:
06/06/2013
Title:
METHODS OF FORMING 3-D CIRCUITS WITH INTEGRATED PASSIVE DEVICES
86
Patent #:
NONE
Issue Dt:
Application #:
13732533
Filing Dt:
01/02/2013
Publication #:
Pub Dt:
07/03/2014
Title:
SUPPRESSION OF REDUNDANT CACHE STATUS UPDATES
87
Patent #:
Issue Dt:
09/03/2013
Application #:
13735049
Filing Dt:
01/07/2013
Title:
SYSTEM FOR REDUCING POWER CONSUMPTION OF ELECTRONIC CIRCUIT
88
Patent #:
Issue Dt:
02/03/2015
Application #:
13735050
Filing Dt:
01/07/2013
Publication #:
Pub Dt:
07/10/2014
Title:
SYSTEM FOR MANAGING UPLINK QUALITY OF SERVICE (QOS) IN CELLULAR NETWORK
89
Patent #:
Issue Dt:
08/12/2014
Application #:
13735052
Filing Dt:
01/07/2013
Publication #:
Pub Dt:
07/10/2014
Title:
BOSE-CHAUDHURI-HOCQUENGHEM (BCH) DECODER
90
Patent #:
Issue Dt:
02/04/2014
Application #:
13735053
Filing Dt:
01/07/2013
Title:
CONFIGURABLE CIRCUIT AND MESH STRUCTURE FOR INTEGRATED CIRCUIT
91
Patent #:
Issue Dt:
02/04/2014
Application #:
13735054
Filing Dt:
01/07/2013
Title:
INTEGRATED CIRCUIT DESIGN VERIFICATION SYSTEM
92
Patent #:
Issue Dt:
09/22/2015
Application #:
13736310
Filing Dt:
01/08/2013
Publication #:
Pub Dt:
07/10/2014
Title:
Memory Having Improved Reliability for Certain Data Types
93
Patent #:
Issue Dt:
09/22/2015
Application #:
13736322
Filing Dt:
01/08/2013
Publication #:
Pub Dt:
07/10/2014
Title:
Memory Using Voltage to Improve Reliability for Certain Data Types
94
Patent #:
Issue Dt:
05/27/2014
Application #:
13736440
Filing Dt:
01/08/2013
Title:
SCHMITT TRIGGER CIRCUIT WITH NEAR RAIL-TO-RAIL HYSTERESIS
95
Patent #:
Issue Dt:
09/15/2015
Application #:
13739732
Filing Dt:
01/11/2013
Publication #:
Pub Dt:
07/17/2014
Title:
METHOD AND APPARATUS FOR TESTING A RANDOM NUMBER GENERATOR TESTER
96
Patent #:
Issue Dt:
05/26/2015
Application #:
13739749
Filing Dt:
01/11/2013
Publication #:
Pub Dt:
07/17/2014
Title:
BUS SIGNAL ENCODED WITH DATA AND CLOCK SIGNALS
97
Patent #:
Issue Dt:
07/14/2015
Application #:
13740404
Filing Dt:
01/14/2013
Publication #:
Pub Dt:
07/17/2014
Title:
Methods And Systems For Pushing Dirty Linefill Buffer Contents To External Bus Upon Linefill Request Failures
98
Patent #:
Issue Dt:
07/22/2014
Application #:
13740823
Filing Dt:
01/14/2013
Publication #:
Pub Dt:
07/17/2014
Title:
TRANSMISSION SYSTEM
99
Patent #:
Issue Dt:
10/21/2014
Application #:
13740862
Filing Dt:
01/14/2013
Publication #:
Pub Dt:
07/17/2014
Title:
MULTIPORT MEMORY WITH MATCHING ADDRESS AND DATA LINE CONTROL
100
Patent #:
Issue Dt:
10/14/2014
Application #:
13740868
Filing Dt:
01/14/2013
Publication #:
Pub Dt:
07/17/2014
Title:
MULTIPORT MEMORY WITH MATCHING ADDRESS CONTROL
Assignor
1
Exec Dt:
11/01/2013
Assignee
1
390 GREENWICH STREET
NEW YORK, NEW YORK 10013
Correspondence name and address
IP RESEARCH PLUS, INC.
21 TADCASTER CIRCLE
ATTN: PENELOPE J.A. AGODOA
WALDORF, MD 20602

Search Results as of: 06/14/2024 09:02 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT