Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 008660/0267 | |
| Pages: | 6 |
| | Recorded: | 08/25/1997 | | |
| Conveyance: | SECURITY AGREEMENT |
|
|
Total properties:
11
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/1995
|
Application #:
|
08037893
|
Filing Dt:
|
03/26/1993
|
|
Title:
|
FLASH MEMORY MASS STORAGE ARCHITECTURE INCORPORATING WEAR LEVELING TECHNIQUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/1995
|
Application #:
|
08038668
|
Filing Dt:
|
03/26/1993
|
|
Title:
|
FLASH MEMORY MASS STORAGE ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/1996
|
Application #:
|
08131495
|
Filing Dt:
|
10/04/1993
|
|
Title:
|
FLASH MEMORY MASS STORAGE ARCHITECTURE INCORPORATING WEAR LEVELING TECHNIQUE WITHOUT USING CAM CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/1997
|
Application #:
|
08326884
|
Filing Dt:
|
10/21/1994
|
|
Title:
|
METHOD AND APPARATUS FOR COMBINING CONTROLLER FIRMWARE STORAGE AND CONTROLLER LOGIC IN A MASS STORAGE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08420239
|
Filing Dt:
|
04/11/1995
|
|
Title:
|
HIGH PERFORMANCE METHOD OF AND SYSTEM FOR SELECTING ONE OF A PLURALITY OF IC CHIPS WHILE REQUIRING MINIMAL SELECT LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1998
|
Application #:
|
08509706
|
Filing Dt:
|
07/31/1995
|
|
Title:
|
DIRECT LOGICAL BLOCK ADDRESSING FLASH MEMORY MASS STORAGE ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/1997
|
Application #:
|
08515188
|
Filing Dt:
|
08/15/1995
|
|
Title:
|
A NON-VOLATILE MEMORY SYSTEM OF MULTI-LEVEL TRANSISTOR CELLS AND METHODS USING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08527484
|
Filing Dt:
|
09/13/1995
|
|
Title:
|
METHOD OF AND ARCHITECTURE FOR CONTROLLING SYSTEM DATA WITH AUTOMATIC WEAR LEVELING IN A SEMICONDUCTOR NON-VOLATILE MASS STORAGE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2000
|
Application #:
|
08796072
|
Filing Dt:
|
02/05/1997
|
|
Title:
|
PASSIVE ANALOG FILTER FOR NETWORK INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1999
|
Application #:
|
08831266
|
Filing Dt:
|
03/31/1997
|
|
Title:
|
MOVING SECTORS WITHIN A BLOCK OF INFORMATION IN A FLASH MEMORY MASS STORAGE ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1998
|
Application #:
|
08858847
|
Filing Dt:
|
05/19/1997
|
|
Title:
|
IDENTIFICATION AND VERIFICATION OF A SECTOR WITHIN A BLOCK OF MASS STORAGE FLASH MEMORY
|
|
|
Assignee
|
|
|
|
|
| 17600 NEWHOPE STREET |
| FOUNTAIN VALLEY, CALIFORNIA 92708 |
|
|
Correspondence name and address
|
| |
STRADLING, YOCCA, CARLSON & RAUTH
|
| |
ROBERT E. RICH, ESQ.
|
| |
660 NEWPORT CENTER DRIVE
|
| |
SUITE 1600
|
| |
NEWPORT BEACH, CA 92660
|
Search Results as of:
05/30/2024 01:12 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
