skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:031695/0277   Pages: 227
Recorded: 11/13/2013
Conveyance: CORRECTED RECORDATION COVER SHEET TO CORRECT THE INFORMATION IN NUMBER 6 LISTED BELOW TO TOTAL NUMBER OF APPLICATIONS AND PATENTS INVOLVED-73
Total properties: 73
1
Patent #:
Issue Dt:
12/03/1996
Application #:
08096684
Filing Dt:
07/23/1993
Title:
INTEGTATED CIRCUIT MEMORY DEVICE WITH BALANCING CIRCUIT INCLUDING FOLLOWER AMPLIFIER COUPLED TO BIT LINE
2
Patent #:
Issue Dt:
12/05/1995
Application #:
08100867
Filing Dt:
08/02/1993
Title:
DEVICE FOR THE PROTECTION OF AN INTEGRATED CIRCUIT AGAINST POWER SUPPLY CUTS
3
Patent #:
Issue Dt:
12/31/1996
Application #:
08128871
Filing Dt:
09/29/1993
Title:
VOLTAGE BOOSTER CIRCUIT OF THE CHARGE-PUMP TYPE WITH BOOTSTRAPPED OSCILLATOR
4
Patent #:
Issue Dt:
07/04/1995
Application #:
08246070
Filing Dt:
05/19/1994
Title:
RESISTOR-CAPACITOR-TRANSISTOR TYPE INTEGRATED CIRCUIT, METHOD FOR THE MANUFACTURE OF SUCH A CIRCUIT AND APPLICATION TO AN OSCILLATOR
5
Patent #:
Issue Dt:
09/10/1996
Application #:
08361313
Filing Dt:
12/21/1994
Title:
LINE DECODER CIRCUIT FOR A MEMORY WORKING AT LOW SUPPLY VOLTAGES
6
Patent #:
Issue Dt:
07/16/1996
Application #:
08361996
Filing Dt:
12/21/1994
Title:
MEMORY IN INTEGRATED CIRCUIT FORM WITH IMPROVED READING TIME
7
Patent #:
Issue Dt:
03/23/1999
Application #:
08379337
Filing Dt:
01/27/1995
Title:
METHOD FOR MAKING A BIPOLAR TRANSISTOR FOR THE PROTECTION OF AN INTEGRATED CIRCUIT AGAINST ELECTROSTATIC DISCHARGES
8
Patent #:
Issue Dt:
02/25/1997
Application #:
08380737
Filing Dt:
01/30/1995
Title:
NON-VOLATILE PROGRAMMABLE BISTABLE MULTIVIBRATOR IN PREDEFINED INITIAL STATE FOR MEMORY REDUNDANCY CIRCUIT
9
Patent #:
Issue Dt:
01/07/1997
Application #:
08380738
Filing Dt:
01/30/1995
Title:
NON-VOLATILE PROGRAMMABLE BISTABLE MULTIVIBRATOR, PROGRAMMABLE BY THE SOURCE, FOR MEMORY REDUNDANCY CIRCUIT
10
Patent #:
Issue Dt:
10/01/1996
Application #:
08381529
Filing Dt:
01/31/1995
Title:
NON-VOLATILE PROGRAMMABLE BISTABLE MULTIVIBRATOR WITH REDUCED PARASITICS IN READING MODE NOTABLY FOR MEMORY REDUNDANCY CIRCUIT
11
Patent #:
Issue Dt:
11/26/1996
Application #:
08393464
Filing Dt:
02/27/1995
Title:
MEMORY REDUNDANCY CIRCUIT
12
Patent #:
Issue Dt:
08/18/1998
Application #:
08394314
Filing Dt:
02/22/1995
Title:
CIRCUIT FOR THE SELECTION OF REDUNDANT MEMORY ELEMENTS AND FLASH EEPROM MEMORY COMPRISING SAID CIRCUIT
13
Patent #:
Issue Dt:
03/11/1997
Application #:
08402519
Filing Dt:
03/10/1995
Title:
INTEGRATED CIRCUIT MEMORY WITH COLUMN VOLTAGE HOLDING CIRCUIT
14
Patent #:
Issue Dt:
01/14/1997
Application #:
08408016
Filing Dt:
03/21/1995
Title:
MATRIX DEVICE WITH REDUNDANCY FUSES FOR INTEGRATED MEMORY
15
Patent #:
Issue Dt:
07/01/1997
Application #:
08418636
Filing Dt:
04/07/1995
Title:
ELECTRICALLY MODIFIABLE NON-VOLATILE MEMORY INCORPORATING TEST FUNCTIONS
16
Patent #:
Issue Dt:
03/18/1997
Application #:
08423398
Filing Dt:
04/19/1995
Title:
SWITCHING REGULATOR WITH DYSSYMETRICAL DIFFERENTIAL INPUT STAGE
17
Patent #:
Issue Dt:
07/01/1997
Application #:
08454926
Filing Dt:
05/31/1995
Title:
TEMPERATURE-STABLE CURRENT SOURCE
18
Patent #:
Issue Dt:
07/22/1997
Application #:
08484873
Filing Dt:
06/07/1995
Title:
PROGRAMMABLE INTEGRATED CIRCUIT MEMORY COMPRISING EMULATION MEANS
19
Patent #:
Issue Dt:
04/21/1998
Application #:
08526500
Filing Dt:
09/11/1995
Title:
METHOD AND DEVICE FOR ADDRESS DECODING IN AN INTEGRATED CIRCUIT MEMORY
20
Patent #:
Issue Dt:
07/29/1997
Application #:
08573897
Filing Dt:
12/18/1995
Title:
AN ELECTRICALLY PROGRAMMABLE MEMORY WITH IMPROVED RETENTION OF DATA AND A METHOD OF WRITING DATA IN SAID MEMORY
21
Patent #:
Issue Dt:
10/07/1997
Application #:
08575953
Filing Dt:
12/21/1995
Title:
METHOD AND CIRCUIT FOR TESTING MEMORIES IN INTEGRATED CIRCUIT FORM
22
Patent #:
Issue Dt:
02/10/1998
Application #:
08576881
Filing Dt:
12/21/1995
Title:
RESISTANCE REFERENCE CIRCUIT
23
Patent #:
Issue Dt:
09/22/1998
Application #:
08623044
Filing Dt:
03/28/1996
Title:
METHOD AND APPARATUS FOR THE PROTECTION OF NON-VOLATILE MEMORY ZONES
24
Patent #:
Issue Dt:
12/16/1997
Application #:
08649282
Filing Dt:
05/17/1996
Title:
CURRENT DETECTION CIRCUIT FOR READING A MEMORY IN INTEGRATED CIRCUIT FORM
25
Patent #:
Issue Dt:
06/30/1998
Application #:
08652710
Filing Dt:
05/30/1996
Title:
DIGITAL RAMP GENERATOR
26
Patent #:
Issue Dt:
11/24/1998
Application #:
08663524
Filing Dt:
06/13/1996
Title:
CHARGE PUMP TYPE OF NEGATIVE VOLTAGE GENERATOR CIRCUIT AND METHOD
27
Patent #:
Issue Dt:
06/02/1998
Application #:
08664083
Filing Dt:
06/13/1996
Title:
PHASE GENERATOR CIRCUIT FOR CHARGE PUMP TYPE OF NEGATIVE SUPPLY CIRCUIT
28
Patent #:
Issue Dt:
04/07/1998
Application #:
08738231
Filing Dt:
10/25/1996
Title:
METHODS AND APPARATUS FOR PROGRAMING CONTENT-ADDRESSABLE MEMORIES USING FLOATING-GATE MEMORY CELLS
29
Patent #:
Issue Dt:
09/01/1998
Application #:
08762677
Filing Dt:
12/11/1996
Title:
HIGH VOLTAGE GENERATOR
30
Patent #:
Issue Dt:
05/11/1999
Application #:
08791383
Filing Dt:
01/30/1997
Title:
CURRENT REFERENCE DEVICE IN INTEGRATED CIRCUIT FORM
31
Patent #:
Issue Dt:
03/23/1999
Application #:
08792962
Filing Dt:
01/24/1997
Title:
DEVICE TO NEUTRALIZE AN ELECTRONIC CIRCUIT WHEN IT IS BEING POWERED OR DISCONNECTED
32
Patent #:
Issue Dt:
09/07/1999
Application #:
08797948
Filing Dt:
02/12/1997
Title:
ELECTRICALLY MODIFIABLE NON-VOLATILE MEMORY CIRCUIT HAVING MEANS FOR AUTONOMOUS REFRESHING DEPENDENT UPON ON PERIODIC CLOCK PULSES
33
Patent #:
Issue Dt:
07/04/2000
Application #:
08853526
Filing Dt:
05/09/1997
Title:
PARALLEL-ACCESS MEMORY AND METHOD
34
Patent #:
Issue Dt:
07/13/1999
Application #:
08873502
Filing Dt:
06/12/1997
Title:
DEVICE FOR READING CELLS OF A MEMORY
35
Patent #:
Issue Dt:
09/12/2000
Application #:
08915855
Filing Dt:
08/21/1997
Title:
DEVICE FOR THE PROTECTION OF STORED DATA USING A TIME DELAY CIRCUIT
36
Patent #:
Issue Dt:
07/28/1998
Application #:
08916054
Filing Dt:
08/21/1997
Title:
DEVICE FOR THE PROTECTION OF STORED DATA
37
Patent #:
Issue Dt:
01/12/1999
Application #:
08934696
Filing Dt:
09/22/1997
Title:
READ CIRCUIT FOR NON-VOLATILE MEMORY WORKING WITH A LOW SUPPLY VOLTAGE
38
Patent #:
Issue Dt:
02/09/1999
Application #:
08957666
Filing Dt:
10/24/1997
Title:
MEMORY WITH IMPROVED READING TIME
39
Patent #:
Issue Dt:
04/11/2000
Application #:
08957715
Filing Dt:
10/24/1997
Title:
ELECTRICALLY MODIFIABLE MULTILEVEL NON-VOLATILE MEMORY COMPRISING INTERNAL REFRESH MEANS
40
Patent #:
Issue Dt:
01/19/1999
Application #:
08970445
Filing Dt:
11/14/1997
Title:
DEVICE FOR PROTECTION AFTER A PAGE-WRITE OPERATION IN AN ELECTRICALLY PROGRAMMABLE MEMORY
41
Patent #:
Issue Dt:
01/04/2000
Application #:
08980195
Filing Dt:
11/26/1997
Title:
CIRCUIT AND METHOD FOR THE ERASURE OF A NON-VOLATILE AND ELECTRICALLY ERASABLE MEMORY
42
Patent #:
Issue Dt:
01/23/2001
Application #:
08991428
Filing Dt:
12/16/1997
Title:
METHOD AND DEVICE FOR THE INCREMENTAL READING OF A MEMORY
43
Patent #:
Issue Dt:
08/28/2001
Application #:
08993071
Filing Dt:
12/18/1997
Title:
DEVICE AND METHOD FOR POWER-ON/POWER-OFF CHECKING OF AN INTEGRATED CIRCUIT
44
Patent #:
Issue Dt:
12/14/1999
Application #:
08994889
Filing Dt:
12/19/1997
Title:
MEMORY WITH READ PROTECTED ZONES
45
Patent #:
Issue Dt:
10/03/2000
Application #:
09005722
Filing Dt:
01/12/1998
Title:
RING OSCILLATOR USING CMOS TECHNOLOGY
46
Patent #:
Issue Dt:
09/28/1999
Application #:
09009088
Filing Dt:
01/20/1998
Title:
PAGE-WRITE INDICATOR FOR NON-VOLATILE MEMORY
47
Patent #:
Issue Dt:
11/23/1999
Application #:
09012938
Filing Dt:
01/22/1998
Title:
DEVICE AND METHOD FOR THE PROGRAMMING OF A MEMORY
48
Patent #:
Issue Dt:
08/15/2000
Application #:
09013966
Filing Dt:
01/27/1998
Title:
CIRCUIT FOR THE DETECTION OF CHANGES OF ADDRESS
49
Patent #:
Issue Dt:
03/30/1999
Application #:
09031748
Filing Dt:
02/27/1998
Title:
A READ CIRCUIT FOR MEMORY ADAPTED TO THE MEASUREMENT OF LEAKAGE CURRENTS
50
Patent #:
Issue Dt:
09/14/1999
Application #:
09035654
Filing Dt:
03/06/1998
Title:
WORD ADDRESSABLE FLOATING-GATE MEMORY COMPRISING A REFERENCE VOLTAGE GENERATOR CIRCUIT FOR THE VERIFICATION OF THE CONTENTS OF A WORD
51
Patent #:
Issue Dt:
10/19/1999
Application #:
09059088
Filing Dt:
04/13/1998
Title:
LOAD PUMP TYPE OF VOLTAGE GENERATOR CIRCUIT
52
Patent #:
Issue Dt:
10/12/1999
Application #:
09087478
Filing Dt:
05/29/1998
Title:
METHOD AND DEVICE FOR THE FILTERING OF A PULSE SIGNAL
53
Patent #:
Issue Dt:
05/09/2000
Application #:
09118953
Filing Dt:
07/17/1998
Title:
VARIABLE FREQUENCY CHARGE PUMP
54
Patent #:
Issue Dt:
11/30/1999
Application #:
09156945
Filing Dt:
09/18/1998
Title:
METHOD AND CIRCUIT FOR THE GENERATION OF PROGRAMMING AND ERASURE VOLTAGE IN A NON-VOLATILE MEMORY
55
Patent #:
Issue Dt:
11/28/2000
Application #:
09157060
Filing Dt:
09/18/1998
Title:
DETECTOR OF RADIO FREQUENCY SIGNALS FOR CONTACTLESS CHIP CARDS
56
Patent #:
Issue Dt:
10/03/2000
Application #:
09173136
Filing Dt:
10/15/1998
Title:
NON-VOLATILE MEMORIES PROGRAMMABLE BY "HOT CARRIER" TUNNEL EFFECT AND ERASABLE BY TUNNEL EFFECT
57
Patent #:
Issue Dt:
03/07/2000
Application #:
09177899
Filing Dt:
10/23/1998
Title:
ELECTRICALLY ERASABLE AND PROGRAMMABLE NON-VOLATILE MEMORY HAVING A PROTECTABLE ZONE AND AN ELECTRONIC SYSTEM INCLUDING THE MEMORY
58
Patent #:
Issue Dt:
03/21/2000
Application #:
09179621
Filing Dt:
10/27/1998
Title:
METHOD FOR WRITING IN AN ELECTRICALLY MODIFIABLE NON-VOLATILE MEMORY
59
Patent #:
Issue Dt:
10/31/2000
Application #:
09234194
Filing Dt:
01/20/1999
Title:
DEVICE FOR DEMODULATING A BINARY PHASE-SHIFT KEYED SIGNAL
60
Patent #:
Issue Dt:
08/01/2000
Application #:
09275327
Filing Dt:
03/24/1999
Title:
ELECTRICALLY ERASABLE FLOATING-GATE MEMORY ORGANIZED IN WORDS
61
Patent #:
Issue Dt:
07/23/2002
Application #:
09313926
Filing Dt:
05/18/1999
Title:
INTEGRATED CIRCUIT COMPRISING AT LEAST TWO MEMORIES
62
Patent #:
Issue Dt:
10/31/2000
Application #:
09355064
Filing Dt:
11/26/1999
Title:
METHOD FOR PROGRAMMING AN EPROM-FLASH TYPE MEMORY
63
Patent #:
Issue Dt:
06/11/2002
Application #:
09453753
Filing Dt:
12/02/1999
Title:
MULTIPLE LEVEL FLOATING-GATE MEMORY
64
Patent #:
Issue Dt:
01/07/2003
Application #:
09660303
Filing Dt:
09/12/2000
Title:
METHOD FOR PAGE MODE WRITING IN AN ELECTRICALLY ERASABLE/PROGRAMMABLE NON-VOLATILE MEMORY AND CORRESPONDING ARCHITECTURE
65
Patent #:
Issue Dt:
04/15/2003
Application #:
09925979
Filing Dt:
08/09/2001
Publication #:
Pub Dt:
06/20/2002
Title:
THRESHOLD AMPLIFIER
66
Patent #:
Issue Dt:
05/27/2003
Application #:
09997214
Filing Dt:
11/15/2001
Publication #:
Pub Dt:
08/29/2002
Title:
FLASH MEMORY INCLUDING MEANS OF CHECKING MEMORY CELL THRESHOLD VOLTAGES
67
Patent #:
Issue Dt:
08/10/2004
Application #:
10060105
Filing Dt:
01/29/2002
Publication #:
Pub Dt:
09/26/2002
Title:
CIRCUIT FOR THE DETECTION OF A DEFECTIVE POWER SUPPLY CONNECTION
68
Patent #:
Issue Dt:
10/19/2004
Application #:
10438733
Filing Dt:
05/15/2003
Publication #:
Pub Dt:
01/29/2004
Title:
PAGE-ERASABLE FLASH MEMORY
69
Patent #:
Issue Dt:
05/10/2005
Application #:
10789449
Filing Dt:
02/26/2004
Publication #:
Pub Dt:
12/30/2004
Title:
FLASH MEMORY COMPRISING AN ERASE VERIFY ALGORITHM INTEGRATED INTO A PROGRAMMING ALGORITHM
70
Patent #:
Issue Dt:
04/18/2006
Application #:
10816204
Filing Dt:
04/01/2004
Publication #:
Pub Dt:
12/16/2004
Title:
DOUBLE READ STAGE SENSE AMPLIFIER
71
Patent #:
Issue Dt:
06/27/2006
Application #:
10921365
Filing Dt:
08/18/2004
Publication #:
Pub Dt:
04/14/2005
Title:
MEMORY CIRCUIT WITH NON-VOLATILE IDENTIFICATION MEMORY AND ASSOCIATED METHOD
72
Patent #:
Issue Dt:
02/12/2008
Application #:
11008586
Filing Dt:
12/09/2004
Publication #:
Pub Dt:
03/16/2006
Title:
METHOD AND APPARATUS FOR A CONTINUOUS READ COMMAND IN AN EXTENDED MEMORY ARRAY
73
Patent #:
Issue Dt:
11/21/2006
Application #:
11067345
Filing Dt:
02/14/1989
Publication #:
Pub Dt:
09/15/2005
Title:
EEPROM MEMORY COMPRISING A NON-VOLATILE REGISTER INTEGRATED INTO THE MEMORY ARRAY THEREOF
Assignor
1
Exec Dt:
05/25/2012
Assignee
1
8000 SO. FEDERAL WAY
BOISE, IDAHO 83716-9632
Correspondence name and address
MARK V. MULLER
SCHWEGMAN, LUNDBERG & WOESSNER, P.A.
P.O. BOX 2938
MINNEAPOLIS, MN 55402-0938

Search Results as of: 05/30/2024 04:41 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT