Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 015019/0284 | |
| Pages: | 5 |
| | Recorded: | 08/23/2004 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
9
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2006
|
Application #:
|
10659136
|
Filing Dt:
|
09/10/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
|
Title:
|
FABRICATION PROCESS FOR A MAGNETIC TUNNEL JUNCTION DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2005
|
Application #:
|
10698057
|
Filing Dt:
|
10/30/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
|
Title:
|
STRESS-RELIEF LAYER FOR SEMICONDUCTOR APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
10744807
|
Filing Dt:
|
12/23/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
|
Title:
|
TEMPERATURE COMPENSATED DELAY SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10766428
|
Filing Dt:
|
01/28/2004
|
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
|
Title:
|
MEMORY DEVICE WITH NON-VARIABLE WRITE LATENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10769101
|
Filing Dt:
|
01/29/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
|
Title:
|
SINGLE-POLY 2-TRANSISTOR BASED FUSE ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10770264
|
Filing Dt:
|
02/02/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
|
Title:
|
METHOD OF MAKING ENCAPSULATED SPACERS IN VERTICAL PASS GATE DRAM AND DAMASCENE LOGIC GATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10771000
|
Filing Dt:
|
02/02/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
|
Title:
|
VIA STRUCTURE FOR SEMICONDUCTOR CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
10774226
|
Filing Dt:
|
02/06/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
|
Title:
|
THREAD ID IN A MULTITHREADED PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
10848997
|
Filing Dt:
|
05/18/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/24/2005
| | | | |
|
Title:
|
CONFIGURABLE EMBEDDED PROCESSOR
|
|
|
Assignee
|
|
|
|
|
| ST.-MARTIN-STR. 53 |
| MUNICH, GERMANY 81669 |
|
|
Correspondence name and address
|
| |
HEATHER ROWLAND
|
| |
3000 CENTREGREEN WAY
|
| |
CARY, NC 27513
|
Search Results as of:
05/24/2024 05:55 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
| 
