Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 030518/0287 | |
| Pages: | 15 |
| | Recorded: | 05/30/2013 | | |
| Attorney Dkt #: | VCIR MATTERS |
| Conveyance: | MERGER (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
5
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/1995
|
Application #:
|
08239608
|
Filing Dt:
|
05/09/1994
|
|
Title:
|
SINGLE CHIP CONTROLLER-MEMORY DEVICE AND A MEMORY ARCHITECTURE AND METHODS SUITABLE FOR IMPLEMENTING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/1996
|
Application #:
|
08521867
|
Filing Dt:
|
08/31/1995
|
|
Title:
|
LOW PIN COUNT-WIDE MEMORY DEVICES AND SYSTEMS AND METHODS USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/1996
|
Application #:
|
08531755
|
Filing Dt:
|
09/21/1995
|
|
Title:
|
MEMORY ARCHITECTURE AND DEVICES, SYSTEMS AND METHODS UTILIZING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/1997
|
Application #:
|
08595236
|
Filing Dt:
|
02/01/1996
|
|
Title:
|
SINGLE CHIP CONTROLLER-MEMORY DEVICE WITH INTERBANK CELL REPLACEMENT CAPABILITY AND A MEMORY ARCHITECTURE AND METHODS SUITABLE FOR IMPLEMENTING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/1997
|
Application #:
|
08612113
|
Filing Dt:
|
03/07/1996
|
|
Title:
|
LOW PIN COUNT-WIDE MEMORY DEVICES USING NON-MULTIPLEXED ADDRESSING AND SYSTEMS AND METHODS USING THE SAME
|
|
|
Assignee
|
|
|
|
|
| 2901 VIA FORTUNA |
| AUSTIN, TEXAS 78746 |
|
|
Correspondence name and address
|
| |
TUROCY & WATSON, LLP
|
| |
127 PUBLIC SQUARE
|
| |
57TH FLOOR, KEY TOWER
|
| |
CLEVELAND, OH 44114
|
Search Results as of:
05/30/2024 02:47 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
