Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 051075/0289 | |
| Pages: | 26 |
| | Recorded: | 11/21/2019 | | |
| Attorney Dkt #: | 251367-9011 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
4
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2017
|
Application #:
|
14462575
|
Filing Dt:
|
08/19/2014
|
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
|
Title:
|
PACKET PROCESSING APPARATUS USING PACKET PROCESSING UNITS LOCATED
AT PARALLEL PACKET FLOW PATHS AND WITH DIFFERENT PROGRAMMABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2018
|
Application #:
|
15015145
|
Filing Dt:
|
02/04/2016
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2016
| | | | |
|
Title:
|
WAFER-LEVEL PACKAGE HAVING ASYNCHRONOUS FIFO BUFFER USED TO DEAL WITH DATA TRANSFER BETWEEN DIFFERENT DIES AND ASSOCIATED METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2018
|
Application #:
|
15043622
|
Filing Dt:
|
02/15/2016
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2016
| | | | |
|
Title:
|
SUPPORTING FLOW CONTROL MECHANISM OF BUS BETWEEN SEMICONDUCTOR DIES ASSEMBLED IN WAFER-LEVEL PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2019
|
Application #:
|
16018085
|
Filing Dt:
|
06/26/2018
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2018
| | | | |
|
Title:
|
WAFER-LEVEL PACKAGE HAVING ONE DIE WITH ITS CLOCK SOURCE SHARED BY MULTIPLE DIES AND ASSOCIATED CLOCK GENERATING METHOD
|
|
|
Assignee
|
|
|
|
|
| NO. 1, DUSING 1ST RD. , HSINCHU SCIENCE PARK |
| HSINCHU CITY, TAIWAN 30078 |
|
|
Correspondence name and address
|
| |
MCCLURE, QUALEY & RODACK, LLP
|
| |
280 INTERSTATE NORTH CIRCLE SE
|
| |
SUITE 550
|
| |
ATLANTA, GA 30339
|
Search Results as of:
05/28/2024 08:52 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
