Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 015729/0291 | |
| Pages: | 5 |
| | Recorded: | 03/04/2005 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
9
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
10028899
|
Filing Dt:
|
12/20/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
|
Title:
|
TASK CONTEXT SWITCHING RTOS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
10145230
|
Filing Dt:
|
05/13/2002
|
|
Publication #:
|
|
Pub Dt:
|
11/13/2003
| | | | |
|
Title:
|
METHOD TO INCREASE THE ETCH RATE AND DEPTH IN HIGH ASPECT RATIO STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10877299
|
Filing Dt:
|
06/25/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
|
Title:
|
WAFER PROBECARD INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10882752
|
Filing Dt:
|
07/01/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
|
Title:
|
VOID FREE, SILICON FILLED TRENCHES IN SEMICONDUCTORS
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10903356
|
Filing Dt:
|
07/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
|
Title:
|
Ferromagnetic liner for conductive lines of magnetic memory cells
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
10991434
|
Filing Dt:
|
11/19/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
|
Title:
|
FLEXIBLE INTERNAL ADDRESS COUNTING METHOD AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
11013582
|
Filing Dt:
|
12/16/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
|
Title:
|
MEMORY CIRCUIT RECEIVERS ACTIVATED BY ENABLE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
11049857
|
Filing Dt:
|
02/04/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
|
Title:
|
METHODS AND APPARATUS FOR IMPLEMENTING A POWER DOWN IN A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
11051363
|
Filing Dt:
|
02/04/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
|
Title:
|
CAPACITORS AND METHODS OF MANUFACTURE THEREOF
|
|
|
Assignee
|
|
|
|
|
| ST.-MARTIN-STR. 53 |
| MUNICH, GERMANY 81669 |
|
|
Correspondence name and address
|
| |
HEATHER ROWLAND
|
| |
3000 CENTREGREEN WAY
|
| |
CARY, NC 27513
|
Search Results as of:
05/26/2024 10:41 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
| 
