Total properties:
982
Page
5
of
10
Pages:
1 2 3 4 5 6 7 8 9 10
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09329400
|
Filing Dt:
|
06/10/1999
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD OF FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09329647
|
Filing Dt:
|
06/09/1999
|
|
Title:
|
SEMICONDUCTOR MEMORY AND MANUFACTURNG METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09330161
|
Filing Dt:
|
06/11/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED LOGIC CIRCUIT WITH SEQUENTIAL CIRCUITS CAPABLE OF PREVENTING SUBTHRESHOLD LEAKAGE CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09330162
|
Filing Dt:
|
06/11/1999
|
|
Title:
|
CLOCK CONTROL METHOD AND CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09330783
|
Filing Dt:
|
06/11/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH A HIGH-VOLTAGE COMPONENT IN SEMICONDUCTOR ON INSULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09332109
|
Filing Dt:
|
06/14/1999
|
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
|
Title:
|
METHOD OF FORMING A FLOATING GATE MEMORY CELL STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09332730
|
Filing Dt:
|
06/14/1999
|
|
Title:
|
METHOD FOR ANALYZING LIGHT INTENSITY DISTRIBUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09333992
|
Filing Dt:
|
06/16/1999
|
|
Title:
|
MEMORY CELL STRUCTURE OF A MASK PROGRAMMABLE READ ONLY MEMORY WITH ION-IMPLANTATION STOPPER FILMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09337609
|
Filing Dt:
|
06/21/1999
|
|
Title:
|
MOLDING DIE FOR CONCURRENTLY MOLDING SEMICONDUCTOR CHIPS WITHOUT VOIDS AND WIRE WEEP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09339234
|
Filing Dt:
|
06/24/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT INCLUDING VOLTAGE FOLLOWER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
09339264
|
Filing Dt:
|
06/23/1999
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH REDUNDANCY FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09340263
|
Filing Dt:
|
06/30/1999
|
|
Title:
|
FABRICATION OF SOLID-STATE IMAGING DEVICE HAVING NO TRANSFER ERROR OF THE SIGNAL CHARGE FROM VERTICAL HORIZONTAL CHARGE-TRANSFER SECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09342137
|
Filing Dt:
|
06/29/1999
|
|
Title:
|
DRIVER CIRCUIT WITH FIRST OUTPUT AND SECOND OUTPUT CONNECTED THROUGH ADJUSTING RESISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09345344
|
Filing Dt:
|
07/01/1999
|
|
Title:
|
POLYACRYSTALLINE SILICON FILM FORMATION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09348042
|
Filing Dt:
|
07/06/1999
|
|
Title:
|
COMPUTER SYSTEM HAVING A CACHE MEMORY AND A TRACING FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09352321
|
Filing Dt:
|
07/12/1999
|
|
Title:
|
DEVICE AND METHOD FOR CONNECTING TWO ELECTRONIC COMPONENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09352397
|
Filing Dt:
|
07/13/1999
|
|
Title:
|
NONVOLATILE SEMICONDUCTOR MEMORY AND PROGRAM VERIFICATION METHOD IN WHICH NUMBER OF WRITE OPERATION CAN BE REDUCED IN PROGRAM VERIFICATION OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09352593
|
Filing Dt:
|
07/14/1999
|
|
Title:
|
REFERENCE VOLTAGE SUPPLY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09353318
|
Filing Dt:
|
07/14/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE MANUFACTURING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09353765
|
Filing Dt:
|
07/15/1999
|
|
Title:
|
METHOD FOR MEASURING COLLECTOR AND EMITTER BREAKDOWN VOLTAGE OF BIPOLAR TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09356311
|
Filing Dt:
|
07/16/1999
|
|
Title:
|
SHADOW MASK WITH SPECIFICALLY SHAPED APERTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09362026
|
Filing Dt:
|
07/28/1999
|
|
Title:
|
LATCH SENSE AMPLIFIER CIRCUIT WITH AN IMPROVED NEXT STAGE BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09362101
|
Filing Dt:
|
07/28/1999
|
|
Title:
|
METHOD AND APPARATUS FOR MEASURING AN OVERLAP LENGTH OF MISFET, AND A RECORDING MEDIUM AND A DEVICE MODEL EACH CARRYING AN EXTRACTION PROGRAM FOR DETERMINING THE OVERLAP LENGTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09362759
|
Filing Dt:
|
07/28/1999
|
|
Title:
|
CIRCUIT AND METHOD FOR SYMMETRIC ASYNCRONOUS INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09362856
|
Filing Dt:
|
07/29/1999
|
|
Title:
|
FAULT DIAGNOSIS METHOD AND SYSTEM FOR A SEQUENTIAL CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09363886
|
Filing Dt:
|
07/30/1999
|
|
Title:
|
CHARGED BEAM DRAWING APPARATUS AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09365770
|
Filing Dt:
|
08/03/1999
|
|
Title:
|
A FLOATING GATE SIDEWALL STRUCTURE FOR THE SUPPRESSION OF BIRD'S BEAK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09365909
|
Filing Dt:
|
08/03/1999
|
|
Title:
|
CONDUCTIVE PATHS CONTROLLABLY COUPLING PAD GROUPS ARRANGED ALONG ONE EDGE TO CPU AND TO EEPROM IN TEST MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09366321
|
Filing Dt:
|
08/02/1999
|
|
Title:
|
REVERSE PROFILING METHOD FOR PROFILING MODULATED IMPURITY DENSITY DISTRIBUTION OF SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09366517
|
Filing Dt:
|
08/03/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE AND PROCESS FOR PRODUCING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09366539
|
Filing Dt:
|
08/04/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE AND PROCESS FOR PRODUCING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09369267
|
Filing Dt:
|
08/06/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE AND ITS MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09369927
|
Filing Dt:
|
08/09/1999
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE IN WHICH DAMAGE TO GATE INSULATING FILM CAN BE REDUCED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09372301
|
Filing Dt:
|
08/11/1999
|
|
Title:
|
DISK DRIVING METHOD AND DISK DRIVE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09372587
|
Filing Dt:
|
08/12/1999
|
|
Title:
|
NONVOLATILE SEMICONDUCTOR DEVICE HAVING A MEMORY CELLS EACH OF WHICH IS CONSTITUTED OF A MEMORY TRANSISTOR AND A SELECTION TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09372975
|
Filing Dt:
|
08/12/1999
|
|
Title:
|
METHOD OF MANUFACTURING A BIPOLAR TRANSISTOR BY USING ONLY TWO MASK LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09373531
|
Filing Dt:
|
08/12/1999
|
|
Title:
|
CLOCK REGENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09375436
|
Filing Dt:
|
08/17/1999
|
|
Title:
|
A METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09375437
|
Filing Dt:
|
08/17/1999
|
|
Title:
|
CIRCUITRY AND METHOD OF FORMING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09375637
|
Filing Dt:
|
08/17/1999
|
|
Title:
|
METHOD OF FABRICATING SEMICONDUCTOR DEVICE WITH BUMP ELECTRODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09376362
|
Filing Dt:
|
08/18/1999
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2002
|
Application #:
|
09377047
|
Filing Dt:
|
08/19/1999
|
|
Title:
|
PROCESS FOR MANUFACTURING SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09378010
|
Filing Dt:
|
08/19/1999
|
|
Title:
|
METHOD FOR FORMING EMBEDDED METAL WIRING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09378728
|
Filing Dt:
|
08/23/1999
|
|
Title:
|
METHOD OF MANUFACTURING TWO-POWER SUPPLY VOLTAGE COMPATIBLE CMOS SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09379078
|
Filing Dt:
|
08/23/1999
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2001
| | | | |
|
Title:
|
INTEGRATED CIRCUIT DEVICE AND SEMICONDUCTOR WAFER HAVING TEST CIRCUIT THEREIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2002
|
Application #:
|
09379099
|
Filing Dt:
|
08/23/1999
|
|
Title:
|
PICTURE-REPRODUCING APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09382638
|
Filing Dt:
|
08/25/1999
|
|
Title:
|
DRAM HAVING A STACKED CAPACITOR AND A METHOD FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09382643
|
Filing Dt:
|
08/25/1999
|
|
Title:
|
SOLID-STATE IMAGE SENSOR AND METHOD OF FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09384950
|
Filing Dt:
|
08/27/1999
|
|
Title:
|
METHOD OF AND APPARATUS FOR DESIGNING TEST FACILE SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09385021
|
Filing Dt:
|
08/30/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT HAVING AN IMPROVED VOLTAGE SWITCHING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2001
|
Application #:
|
09385756
|
Filing Dt:
|
08/30/1999
|
|
Title:
|
METHOD OF FORMING MULTI-LEVEL COPPER INTERCONNECT WITH FORMATION OF COPPER OXIDE ON EXPOSED COPPER SURFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09386823
|
Filing Dt:
|
08/31/1999
|
|
Title:
|
EMBEDDED WIRING STRUCTURE AND METHOD FOR FORMING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09387200
|
Filing Dt:
|
08/31/1999
|
|
Title:
|
METHOD OF PROVIDING LEVELLING AND FOCUSING AEDJUSTMENTS ON A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09387293
|
Filing Dt:
|
08/31/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF ITS FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09387518
|
Filing Dt:
|
09/01/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE AND FABRICATION METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09387722
|
Filing Dt:
|
09/01/1999
|
|
Title:
|
FLASH MEMORY AND METHODS OF WRITING AND ERASING THE SAME AS WELL AS A METHOD OF FORMING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09388485
|
Filing Dt:
|
09/02/1999
|
|
Title:
|
SUBSTRATE-CLEANING METHOD AND SUBSTRATE-CLEANING SOLUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09389168
|
Filing Dt:
|
09/02/1999
|
|
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE WITH REDUCED LINE RESISTANCE AND METHOD OF MANUFACTURING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2001
|
Application #:
|
09392215
|
Filing Dt:
|
09/08/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09392661
|
Filing Dt:
|
09/09/1999
|
|
Title:
|
METHOD OF FABRICATING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09393686
|
Filing Dt:
|
09/10/1999
|
|
Title:
|
CLEANING METHOD FOR SEMICONDUCTOR SUBSTRATE AND CLEANING SOLUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09395570
|
Filing Dt:
|
09/14/1999
|
|
Title:
|
INTERFACE CIRCUIT AND INPUT BUFFER INTEGRATED CIRCUIT INCLUDING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09396014
|
Filing Dt:
|
09/15/1999
|
|
Title:
|
SINGLE-LAYER-ELECTRODE TYPE TWO-PHASE CHARGE COUPLED DEVICE HAVING SMOOTH CHARGE TRANSFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09396877
|
Filing Dt:
|
09/16/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE MANUFACTURING MACHINE AND METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE BY USING THE SAME MANUFACTURING MACHINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09397279
|
Filing Dt:
|
09/16/1999
|
|
Title:
|
COMPARING AND AMPLIFYING DETECTOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09398161
|
Filing Dt:
|
09/16/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09399155
|
Filing Dt:
|
09/20/1999
|
|
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY AND FABRICATING METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09401272
|
Filing Dt:
|
09/23/1999
|
|
Title:
|
NONVOLATILE MEMORY DEVICE AND INSPECTION METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09406715
|
Filing Dt:
|
09/28/1999
|
|
Title:
|
METHOD OF FORMING A COBALT SILICIDE LAYER BY USE OF A TEOS THROUGH OXIDE FILM FOR ION-IMPLANTATION PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09407566
|
Filing Dt:
|
09/28/1999
|
|
Title:
|
DECODING SYSTEM AVAILABLE FOR COMPRESSED DATA STREAMS FOR CONCURRENTLY REPRODUCING STABLE PICTURES METHOD FOR DECODING COMPRESSED DATA STREAMS AND INFORMATION STORAGE MEDIUM FOR STRONG PROGRAMMED INSTRUCTIONS REPRESENTATIVE OF THE METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09407656
|
Filing Dt:
|
09/28/1999
|
|
Title:
|
MICROCOMPUTER WITH FLASH EEPROM HAVING AUTOMATIC COMMUNICATION MODE DETERMINING FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09409143
|
Filing Dt:
|
09/30/1999
|
|
Publication #:
|
|
Pub Dt:
|
03/21/2002
| | | | |
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09409845
|
Filing Dt:
|
10/01/1999
|
|
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09409881
|
Filing Dt:
|
10/01/1999
|
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
|
Title:
|
METHOD AND DEVICE FOR CONTROLLING CACHE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09410088
|
Filing Dt:
|
10/01/1999
|
|
Title:
|
METHOD OF MANUFACTURING AN INUSLATED GATE TYPE SEMICONDUCTOR DEVICE HAVING A U-SHAPED GROOVE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09411236
|
Filing Dt:
|
10/04/1999
|
|
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR MEMORY DEVICE CAPABLE OF IMPROVING ISOLATION CHARACTERISTICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09411364
|
Filing Dt:
|
10/04/1999
|
|
Title:
|
HIGH WITHSTAND VOLTAGE DIODE AND METHOD FOR MANUFACTURING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2001
|
Application #:
|
09411834
|
Filing Dt:
|
10/04/1999
|
|
Title:
|
SEQUENTIAL LOGIC CIRCUIT WITH ACTIVE AND SLEEP MODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09412022
|
Filing Dt:
|
10/05/1999
|
|
Title:
|
DELAY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09413670
|
Filing Dt:
|
10/06/1999
|
|
Title:
|
MICROCOMPUTER HAVING SAMPLING FUNCTION OF RETRY REQUESTING SIGNAL IN SYNCRONIZATION WITH STROBE SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09414051
|
Filing Dt:
|
10/07/1999
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE HAVING CAPACITOR CONTACT HOLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09414601
|
Filing Dt:
|
10/08/1999
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE OF NOR TYPE MASK ROM AND MANUFACTURING METHOD OF THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09414605
|
Filing Dt:
|
10/08/1999
|
|
Title:
|
SPLIT GATE FLASH MEMORY WITH VIRTUAL GROUND ARRAY STRUCTURE AND METHOD OF FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09417099
|
Filing Dt:
|
10/13/1999
|
|
Title:
|
METHOD FOR MAKING PARTIAL FULL-WAFER PATTERN FOR CHARGED PARTICLE BEAM LITHOGRAPHY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09418500
|
Filing Dt:
|
10/15/1999
|
|
Title:
|
METHOD OF ADJUSTING REDUCTION PROJECTION EXPOSURE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09418574
|
Filing Dt:
|
10/15/1999
|
|
Title:
|
WRITING APPARATUS FOR A NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09418985
|
Filing Dt:
|
10/14/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09419429
|
Filing Dt:
|
10/15/1999
|
|
Title:
|
CHEMICAL-MECHANICAL POLISHING APPARAUTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09420693
|
Filing Dt:
|
10/19/1999
|
|
Title:
|
CACHE MEMORY HAVING A DRAM MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09422193
|
Filing Dt:
|
10/21/1999
|
|
Title:
|
MOS TYPE SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2002
|
Application #:
|
09422330
|
Filing Dt:
|
10/21/1999
|
|
Title:
|
THERMOMETRIC-BINARY CODE CONVERSION METHOD, CONVERSION CIRCUIT THEREFOR AND ENCODER ELEMENT CIRCUITS USED THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09425642
|
Filing Dt:
|
10/22/1999
|
|
Title:
|
SEMICONDUCTOR CIRCUIT USING TRENCH ISOLATION AND METHOD OF FABRICATION A TRENCH ISOLATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09425806
|
Filing Dt:
|
10/22/1999
|
|
Title:
|
OUTPUT BUFFER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09427088
|
Filing Dt:
|
10/26/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT HAVING A MPU AND A DRAM CACHE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09427977
|
Filing Dt:
|
10/27/1999
|
|
Title:
|
CHARGE TRANSFER DEVICE WITH FINAL POTENTIAL WELL CLOSE TO FLOATING DIFFUSION REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09429479
|
Filing Dt:
|
10/29/1999
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE HAVING CONTACTS WITH DIFFERENT DEPTHS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09432759
|
Filing Dt:
|
11/03/1999
|
|
Title:
|
METHOD FOR FORMING THIN FILMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09433112
|
Filing Dt:
|
11/03/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09433208
|
Filing Dt:
|
11/04/1999
|
|
Title:
|
TEST SYSTEM FOR TESTING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2001
|
Application #:
|
09433291
|
Filing Dt:
|
11/03/1999
|
|
Title:
|
METHOD OF POLISHING METAL FILM
|
|
