Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 016147/0303 | |
| Pages: | 5 |
| | Recorded: | 01/13/2005 | | |
| Attorney Dkt #: | NSC1-M6500 [P06107] |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10975171
|
Filing Dt:
|
10/28/2004
|
|
Title:
|
LAYOUT OPTIMIZATION OF INTEGRATED TRENCH VDMOS ARRAYS
|
|
|
Assignee
|
|
|
|
|
| 2900 SEMICONDUCTOR DRIVE |
| SANTA CLARA, CALIFORNIA 95051 |
|
|
Correspondence name and address
|
| |
MICHAEL J. POLLOCK
|
| |
STALLMAN & POLLOCK LLP
|
| |
353 SACRAMENTO STREET, SUITE 2200
|
| |
SAN FRANCISCO, CA 94111
|
Search Results as of:
05/24/2024 09:17 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
