|
Total properties:
23
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/1995
|
Application #:
|
07713812
|
Filing Dt:
|
06/12/1991
|
|
Title:
|
A COPROCESSOR INTERFACE SUPPPORTING I/O OR MEMORY MAPPED COMMUNICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/1997
|
Application #:
|
07858858
|
Filing Dt:
|
03/27/1992
|
|
Title:
|
MICROPROCESSOR HAVING POWER MANAGEMENT CIRCUITRY WITH COPROCESSOR SUPPORT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/1994
|
Application #:
|
07859110
|
Filing Dt:
|
03/27/1992
|
|
Title:
|
MICROPROCESSOR FOR SELECTIVELY CONFIGURING PINOUT BY ACTIVATING TRI- STATE DEVICE TO DISABLE INTERNAL CLOCK FROM EXTERNAL PIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
07859347
|
Filing Dt:
|
03/27/1992
|
|
Title:
|
HIGH SPEED PROCESSOR FOR OPERATION AT REDUCED OPERATING VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/1995
|
Application #:
|
07863226
|
Filing Dt:
|
04/03/1992
|
|
Title:
|
EXCEPTION HANDLING FOR PREFETCHED INSTRUCTION BYTES USING VALID BITS TO IDENTIFY INSTRUCTIONS THAT WILL CAUSE AN EXCEPTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/1996
|
Application #:
|
07863227
|
Filing Dt:
|
04/03/1992
|
|
Title:
|
CONTROL LOGIC FOR A SEQUENTIAL DATA BUFFER USING BYTE READ ENABLE LINES TO DEFINE AND SHIFT THE ACCESS WINDOW
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/1994
|
Application #:
|
07975809
|
Filing Dt:
|
11/13/1992
|
|
Title:
|
CLOCK MULTIPLICATION CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/1995
|
Application #:
|
08027036
|
Filing Dt:
|
03/05/1993
|
|
Title:
|
TESTING ARCHITECTURE WITH INDEPENDENT SCAN PATHS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/1995
|
Application #:
|
08027342
|
Filing Dt:
|
03/08/1993
|
|
Title:
|
SHIFTER/ROTATOR WITH PRECONDITIONED DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/1994
|
Application #:
|
08027504
|
Filing Dt:
|
03/05/1993
|
|
Title:
|
CARRY SKIP ADDER WITH INDEPENDENT CARRY-IN AND CARRY SKIP PATHS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/1995
|
Application #:
|
08063134
|
Filing Dt:
|
05/17/1993
|
|
Title:
|
INTEGRATED CIRCUIT EXTRACTION TOOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/1995
|
Application #:
|
08066317
|
Filing Dt:
|
05/21/1993
|
|
Title:
|
DATA COMPRESSION/DECOMPRESSION PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
08109577
|
Filing Dt:
|
08/19/1993
|
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING MATHEMATICAL FUNCTIONS USING POLYNOMIAL APPROXIMATION AND A RECTANGULAR ASPECT RATIO MULTIPLIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/1998
|
Application #:
|
08131043
|
Filing Dt:
|
10/01/1993
|
|
Title:
|
CACHE COHERENCY WITHOUT BUS MASTER ARBITRATION SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/1995
|
Application #:
|
08134422
|
Filing Dt:
|
10/08/1993
|
|
Title:
|
MECHANISM TO ACCELERATE COUNTER TESTING WITHOUT LOSS OF FAULT COVERAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1998
|
Application #:
|
08138651
|
Filing Dt:
|
10/18/1993
|
|
Title:
|
PROGRAM ORDER SEQUENCING OF DATA IN A MICROPROCESSOR WITH WRITE BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/1996
|
Application #:
|
08138654
|
Filing Dt:
|
10/18/1993
|
|
Title:
|
SYSTEM AND METHOD OF RETIRING STORE DATA FROM A WRITE BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/1998
|
Application #:
|
08138660
|
Filing Dt:
|
10/18/1993
|
|
Title:
|
MICROPROCESSOR HAVING EXPEDITED EXECUTION OF CONDITION DEPENDENT INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
08138790
|
Filing Dt:
|
10/18/1993
|
|
Title:
|
MISALIGNED WRITE HANDLING IN A MICROPROCESSOR WITH WRITE BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/1997
|
Application #:
|
08138855
|
Filing Dt:
|
10/18/1993
|
|
Title:
|
PROCESSOR WITH SINGLE CLOCK DECODE ARCHITECTURE EMPLOYING SINGLE MICROROM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/1995
|
Application #:
|
08139596
|
Filing Dt:
|
10/18/1993
|
|
Title:
|
DATA DEPENDENCY DETECTION AND HANDLING IN A MICROPROCESSOR WITH WRITE BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/1997
|
Application #:
|
08151489
|
Filing Dt:
|
11/12/1993
|
|
Title:
|
COHERENCY FOR WRITE-BACK CACHE IN A SYSTEM DESIGNED FOR WRITE-THROUGH CACHE USING AN EXPORT/INVALIDATE PROTOCOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/1995
|
Application #:
|
08227494
|
Filing Dt:
|
04/12/1994
|
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING PRESCALED DIVISION
|
|
