|
Total properties:
17
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
09589840
|
Filing Dt:
|
06/08/2000
|
|
Title:
|
MACRO-CELL FLIP-FLOP WITH SCAN-IN INPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
09621717
|
Filing Dt:
|
07/24/2000
|
|
Title:
|
STRUCTURE AND METHOD FOR MONITORING A SEMICONDUCTOR PROCESS, AND METHOD OF MAKING SUCH A STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09627567
|
Filing Dt:
|
07/28/2000
|
|
Title:
|
Use of an etch to reduce the thickness and round the edges of a resist mask during the creation of a memory cell
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09648361
|
Filing Dt:
|
08/25/2000
|
|
Title:
|
METHOD OF FORMING ONO FLASH MEMORY DEVICES USING LOW ENERGY NITROGEN IMPLANTATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09651684
|
Filing Dt:
|
08/30/2000
|
|
Title:
|
Semiconductor structure
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09665916
|
Filing Dt:
|
09/20/2000
|
|
Title:
|
NAND ARRAY STRUCTURE AND METHOD WITH BURIED LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
09774323
|
Filing Dt:
|
01/31/2001
|
|
Title:
|
METHOD FOR IMPROVING DIELECTRIC POLISHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09884204
|
Filing Dt:
|
06/19/2001
|
|
Title:
|
METHOD OF FORMING ZERO MARKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
09909109
|
Filing Dt:
|
07/18/2001
|
|
Title:
|
CONFIGURING DIGITAL FUNCTIONS IN A DIGITAL CONFIGURABLE MACRO ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
09927134
|
Filing Dt:
|
08/10/2001
|
|
Title:
|
PROCESS FOR TREATING ONO DIELECTRIC FILM OF A FLOATING GATE MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
09944234
|
Filing Dt:
|
08/31/2001
|
|
Title:
|
CMP PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
09989574
|
Filing Dt:
|
11/19/2001
|
|
Title:
|
METHOD AND SYSTEM FOR USING A GRAPHICS USER INTERFACE FOR PROGRAMMING AN ELECTRONIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10045354
|
Filing Dt:
|
11/07/2001
|
|
Title:
|
INNOVATIVE METHOD OF HARD MASK REMOVAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10142963
|
Filing Dt:
|
05/13/2002
|
|
Title:
|
METHOD OF FORMING NITRIDED OXIDE IN A HOT WALL SINGLE WAFER FURNACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
10160050
|
Filing Dt:
|
06/04/2002
|
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
|
Title:
|
METHOD OF DRIVING A SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10269391
|
Filing Dt:
|
10/11/2002
|
|
Title:
|
MEMORY DEVICE PROVIDING ASYNCHRONOUS AND SYNCHRONOUS DATA TRANSFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2005
|
Application #:
|
10323002
|
Filing Dt:
|
12/18/2002
|
|
Title:
|
FABRICATION OF A BIPOLAR TRANSISTOR USING A SACRIFICIAL EMITTER
|
|
