Total properties:
22
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09328083
|
Filing Dt:
|
06/08/1999
|
Title:
|
METHOD, CIRCUIT AND/OR ARCHITECTURE TO IMPROVE THE FREQUENCY RANGE OF A VOLTAGE CONTROLLED OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09340929
|
Filing Dt:
|
06/28/1999
|
Title:
|
FABRICATION METHOD FOR GATE SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09458778
|
Filing Dt:
|
12/10/1999
|
Title:
|
BOND PAD STRUCTURE AND ITS METHOD OF FABRICATING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09531905
|
Filing Dt:
|
03/20/2000
|
Title:
|
Electrostatic discharge protection circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09575637
|
Filing Dt:
|
05/22/2000
|
Title:
|
APPARATUS FOR REDUCING AN ELECTRICAL NOISE INSIDE A BALL GRID ARRAY PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09598343
|
Filing Dt:
|
06/21/2000
|
Title:
|
PANEL STACKING OF BGA DEVICES TO FORM THREE-DIMENSIONAL MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2005
|
Application #:
|
09605325
|
Filing Dt:
|
06/28/2000
|
Title:
|
METHOD OF PROGRAMMING PLDS USING A WIRELESS LINK
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2003
|
Application #:
|
09663753
|
Filing Dt:
|
09/15/2000
|
Title:
|
STACKING SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
09730039
|
Filing Dt:
|
12/05/2000
|
Publication #:
|
|
Pub Dt:
|
06/06/2002
| | | | |
Title:
|
APPARATUS AND METHOD FOR AN IMPROVED PERFORMANCE VLIW PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09818746
|
Filing Dt:
|
03/26/2001
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR CONVOLUTION ENCODING AND VITERBI DECODING OF DATA THAT UTILIZE A CONFIGURABLE PROCESSOR TO CONFIGURE A PLURALITY OF RE-CONFIGURABLE PROCESSING ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09826621
|
Filing Dt:
|
04/05/2001
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
Title:
|
THREE-DIMENSIONAL MEMORY STACKING USING ANISOTROPIC EPOXY INTERCONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09829796
|
Filing Dt:
|
04/10/2001
|
Publication #:
|
|
Pub Dt:
|
10/18/2001
| | | | |
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09852185
|
Filing Dt:
|
05/09/2001
|
Title:
|
CONTROL SIGNAL GENERATOR FOR AN OVERVOLTAGE-TOLERANT INTERFACE CIRCUIT ON A LOW VOLTAGE PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09896205
|
Filing Dt:
|
06/28/2001
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
Title:
|
MOS TRANSISTORS HAVING DUAL GATES AND SELF-ALIGNED INTERCONNECT CONTACT WINDOWS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09912010
|
Filing Dt:
|
07/24/2001
|
Publication #:
|
|
Pub Dt:
|
01/30/2003
| | | | |
Title:
|
CHIP STACK WITH DIFFERING CHIP PACKAGE TYPES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09922977
|
Filing Dt:
|
08/06/2001
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
Title:
|
PANEL STACKING OF BGA DEVICES TO FORM THREE-DIMENSIONAL MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
10017553
|
Filing Dt:
|
12/14/2001
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
Title:
|
PANEL STACKING OF BGA DEVICES TO FORM THREE-DIMENSIONAL MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
10043291
|
Filing Dt:
|
01/14/2002
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
MICRO CONTROLLER DEVELOPMENT SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
10119545
|
Filing Dt:
|
04/10/2002
|
Publication #:
|
|
Pub Dt:
|
10/16/2003
| | | | |
Title:
|
CLOCK AND DATA RECOVERY WITH A FEEDBACK LOOP TO ADJUST THE SLICE LEVEL OF AN INPUT SAMPLING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2004
|
Application #:
|
10138027
|
Filing Dt:
|
05/03/2002
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
Title:
|
DIGITALLY CONTROLLED CRYSTAL OSCILLATOR WITH INTEGRATED COARSE AND FINE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
10263859
|
Filing Dt:
|
10/03/2002
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
Title:
|
CHIP STACK WITH DIFFERING CHIP PACKAGE TYPES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2005
|
Application #:
|
10316566
|
Filing Dt:
|
12/11/2002
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
PANEL STACKING OF BGA DEVICES TO FORM THREE-DIMENSIONAL MODULES
|
|