skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:048662/0318   Pages: 7
Recorded: 03/21/2019
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 22
1
Patent #:
Issue Dt:
08/14/2001
Application #:
09328083
Filing Dt:
06/08/1999
Title:
METHOD, CIRCUIT AND/OR ARCHITECTURE TO IMPROVE THE FREQUENCY RANGE OF A VOLTAGE CONTROLLED OSCILLATOR
2
Patent #:
Issue Dt:
02/27/2001
Application #:
09340929
Filing Dt:
06/28/1999
Title:
FABRICATION METHOD FOR GATE SPACER
3
Patent #:
Issue Dt:
04/02/2002
Application #:
09458778
Filing Dt:
12/10/1999
Title:
BOND PAD STRUCTURE AND ITS METHOD OF FABRICATING
4
Patent #:
Issue Dt:
08/28/2001
Application #:
09531905
Filing Dt:
03/20/2000
Title:
Electrostatic discharge protection circuit
5
Patent #:
Issue Dt:
01/21/2003
Application #:
09575637
Filing Dt:
05/22/2000
Title:
APPARATUS FOR REDUCING AN ELECTRICAL NOISE INSIDE A BALL GRID ARRAY PACKAGE
6
Patent #:
Issue Dt:
06/11/2002
Application #:
09598343
Filing Dt:
06/21/2000
Title:
PANEL STACKING OF BGA DEVICES TO FORM THREE-DIMENSIONAL MODULES
7
Patent #:
Issue Dt:
06/28/2005
Application #:
09605325
Filing Dt:
06/28/2000
Title:
METHOD OF PROGRAMMING PLDS USING A WIRELESS LINK
8
Patent #:
Issue Dt:
08/19/2003
Application #:
09663753
Filing Dt:
09/15/2000
Title:
STACKING SYSTEM AND METHOD
9
Patent #:
Issue Dt:
10/24/2006
Application #:
09730039
Filing Dt:
12/05/2000
Publication #:
Pub Dt:
06/06/2002
Title:
APPARATUS AND METHOD FOR AN IMPROVED PERFORMANCE VLIW PROCESSOR
10
Patent #:
Issue Dt:
09/10/2002
Application #:
09818746
Filing Dt:
03/26/2001
Publication #:
Pub Dt:
09/26/2002
Title:
METHOD AND APPARATUS FOR CONVOLUTION ENCODING AND VITERBI DECODING OF DATA THAT UTILIZE A CONFIGURABLE PROCESSOR TO CONFIGURE A PLURALITY OF RE-CONFIGURABLE PROCESSING ELEMENTS
11
Patent #:
Issue Dt:
10/29/2002
Application #:
09826621
Filing Dt:
04/05/2001
Publication #:
Pub Dt:
12/27/2001
Title:
THREE-DIMENSIONAL MEMORY STACKING USING ANISOTROPIC EPOXY INTERCONNECTIONS
12
Patent #:
Issue Dt:
10/08/2002
Application #:
09829796
Filing Dt:
04/10/2001
Publication #:
Pub Dt:
10/18/2001
Title:
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE
13
Patent #:
Issue Dt:
12/17/2002
Application #:
09852185
Filing Dt:
05/09/2001
Title:
CONTROL SIGNAL GENERATOR FOR AN OVERVOLTAGE-TOLERANT INTERFACE CIRCUIT ON A LOW VOLTAGE PROCESS
14
Patent #:
Issue Dt:
12/02/2003
Application #:
09896205
Filing Dt:
06/28/2001
Publication #:
Pub Dt:
12/06/2001
Title:
MOS TRANSISTORS HAVING DUAL GATES AND SELF-ALIGNED INTERCONNECT CONTACT WINDOWS
15
Patent #:
Issue Dt:
09/30/2003
Application #:
09912010
Filing Dt:
07/24/2001
Publication #:
Pub Dt:
01/30/2003
Title:
CHIP STACK WITH DIFFERING CHIP PACKAGE TYPES
16
Patent #:
Issue Dt:
04/08/2003
Application #:
09922977
Filing Dt:
08/06/2001
Publication #:
Pub Dt:
12/27/2001
Title:
PANEL STACKING OF BGA DEVICES TO FORM THREE-DIMENSIONAL MODULES
17
Patent #:
Issue Dt:
05/20/2003
Application #:
10017553
Filing Dt:
12/14/2001
Publication #:
Pub Dt:
05/09/2002
Title:
PANEL STACKING OF BGA DEVICES TO FORM THREE-DIMENSIONAL MODULES
18
Patent #:
Issue Dt:
06/29/2004
Application #:
10043291
Filing Dt:
01/14/2002
Publication #:
Pub Dt:
06/26/2003
Title:
MICRO CONTROLLER DEVELOPMENT SYSTEM
19
Patent #:
Issue Dt:
05/18/2004
Application #:
10119545
Filing Dt:
04/10/2002
Publication #:
Pub Dt:
10/16/2003
Title:
CLOCK AND DATA RECOVERY WITH A FEEDBACK LOOP TO ADJUST THE SLICE LEVEL OF AN INPUT SAMPLING CIRCUIT
20
Patent #:
Issue Dt:
06/08/2004
Application #:
10138027
Filing Dt:
05/03/2002
Publication #:
Pub Dt:
11/06/2003
Title:
DIGITALLY CONTROLLED CRYSTAL OSCILLATOR WITH INTEGRATED COARSE AND FINE CONTROL
21
Patent #:
Issue Dt:
06/21/2005
Application #:
10263859
Filing Dt:
10/03/2002
Publication #:
Pub Dt:
02/06/2003
Title:
CHIP STACK WITH DIFFERING CHIP PACKAGE TYPES
22
Patent #:
Issue Dt:
04/12/2005
Application #:
10316566
Filing Dt:
12/11/2002
Publication #:
Pub Dt:
07/10/2003
Title:
PANEL STACKING OF BGA DEVICES TO FORM THREE-DIMENSIONAL MODULES
Assignor
1
Exec Dt:
03/15/2019
Assignee
1
1601 ELM ST.
SUITE 4360
DALLAS, TEXAS 75201
Correspondence name and address
JON SCAHILL
411 THEODORE FREMD AVE.
SUITE 206S
RYE, NY 10580-1411

Search Results as of: 05/25/2024 11:44 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT