Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 023460/0326 | |
| Pages: | 8 |
| | Recorded: | 11/03/2009 | | |
Attorney Dkt #: | MT11342TS |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12611156
|
Filing Dt:
|
11/03/2009
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
TRACE RECONSTRUCTION FOR SILICON VALIDATION OF ASYNCHRONOUS SYSTEMS-ON-CHIP
|
|
Assignee
|
|
|
7700 WEST PARMER LANE |
LAW DEPARTMENT |
AUSTIN, TEXAS 78729 |
|
Correspondence name and address
|
|
FREESCALE - JVL C/O VANLEEUWEN & VANLEEU
|
|
P.O. BOX 90609
|
|
AUSTIN, TX 78709-0609
|
Search Results as of:
06/08/2024 02:57 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|