skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:046597/0333   Pages: 35
Recorded: 07/20/2018
Attorney Dkt #:4816.238
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
Total properties: 444
Page 5 of 5
Pages: 1 2 3 4 5
1
Patent #:
Issue Dt:
05/28/2019
Application #:
15709250
Filing Dt:
09/19/2017
Publication #:
Pub Dt:
02/21/2019
Title:
POWER SUPPLY WIRING IN A SEMICONDUCTOR MEMORY DEVICE
2
Patent #:
Issue Dt:
07/23/2019
Application #:
15710432
Filing Dt:
09/20/2017
Publication #:
Pub Dt:
03/21/2019
Title:
Methods Used In Forming An Array Of Elevationally-Extending Transistors
3
Patent #:
Issue Dt:
11/26/2019
Application #:
15710972
Filing Dt:
09/21/2017
Publication #:
Pub Dt:
03/21/2019
Title:
THREE DIMENSIONAL MEMORY ARRAYS
4
Patent #:
Issue Dt:
09/03/2019
Application #:
15711937
Filing Dt:
09/21/2017
Publication #:
Pub Dt:
03/21/2019
Title:
Edge Cut Debond Using a Temporary Filler Material With No Adhesive Properties and Edge Cut Debond Using an Engineered Carrier to Enable Topography
5
Patent #:
Issue Dt:
06/04/2019
Application #:
15714743
Filing Dt:
09/25/2017
Publication #:
Pub Dt:
03/28/2019
Title:
LATENCY IMPROVEMENTS BETWEEN SUB-BLOCKS
6
Patent #:
Issue Dt:
08/21/2018
Application #:
15714752
Filing Dt:
09/25/2017
Publication #:
Pub Dt:
08/23/2018
Title:
MEMORY APPARATUS WITH POST PACKAGE REPAIR
7
Patent #:
Issue Dt:
03/02/2021
Application #:
15714886
Filing Dt:
09/25/2017
Publication #:
Pub Dt:
01/25/2018
Title:
METHODS AND SYSTEMS FOR HERMETICALLY SEALED FIBER TO CHIP CONNECTIONS
8
Patent #:
Issue Dt:
08/27/2019
Application #:
15715403
Filing Dt:
09/26/2017
Publication #:
Pub Dt:
01/18/2018
Title:
FAULT ISOLATION SYSTEM AND METHOD FOR DETECTING FAULTS IN A CIRCUIT
9
Patent #:
Issue Dt:
11/05/2019
Application #:
15715504
Filing Dt:
09/26/2017
Publication #:
Pub Dt:
03/28/2019
Title:
APPARATUSES AND METHODS FOR TSV RESISTANCE AND SHORT MEASUREMENT IN A STACKED DEVICE
10
Patent #:
Issue Dt:
07/24/2018
Application #:
15715846
Filing Dt:
09/26/2017
Publication #:
Pub Dt:
01/25/2018
Title:
SEMICONDUCTOR DEVICE
11
Patent #:
Issue Dt:
12/04/2018
Application #:
15716132
Filing Dt:
09/26/2017
Title:
VOLTAGE REFERENCE COMPUTATIONS FOR MEMORY DECISION FEEDBACK EQUALIZERS
12
Patent #:
Issue Dt:
04/28/2020
Application #:
15716162
Filing Dt:
09/26/2017
Publication #:
Pub Dt:
03/28/2019
Title:
MEMORY DECISION FEEDBACK EQUALIZER
13
Patent #:
Issue Dt:
07/16/2019
Application #:
15717554
Filing Dt:
09/27/2017
Publication #:
Pub Dt:
03/28/2019
Title:
ONE CHECK FAIL BYTE (CFBYTE) SCHEME
14
Patent #:
Issue Dt:
04/23/2019
Application #:
15717610
Filing Dt:
09/27/2017
Publication #:
Pub Dt:
03/28/2019
Title:
METHODS AND APPARATUSES OF A TWO-PHASE FLIP-FLOP WITH SYMMETRICAL RISE AND FALL TIMES
15
Patent #:
Issue Dt:
08/14/2018
Application #:
15719349
Filing Dt:
09/28/2017
Publication #:
Pub Dt:
07/12/2018
Title:
APPARATUSES AND METHODS FOR A MEMORY DEVICE WITH DUAL COMMON DATA I/O LINES
16
Patent #:
Issue Dt:
11/27/2018
Application #:
15721990
Filing Dt:
10/02/2017
Publication #:
Pub Dt:
02/01/2018
Title:
IMPEDANCE ADJUSTMENT IN A MEMORY DEVICE
17
Patent #:
Issue Dt:
12/11/2018
Application #:
15722188
Filing Dt:
10/02/2017
Publication #:
Pub Dt:
03/08/2018
Title:
ERASING MEMORY SEGMENTS IN A MEMORY BLOCK OF MEMORY CELLS USING SELECT GATE CONTROL LINE VOLTAGES
18
Patent #:
Issue Dt:
10/08/2019
Application #:
15722769
Filing Dt:
10/02/2017
Publication #:
Pub Dt:
04/04/2019
Title:
APPARATUSES AND METHODS INCLUDING MEMORY COMMANDS FOR SEMICONDUCTOR MEMORIES
19
Patent #:
Issue Dt:
01/29/2019
Application #:
15724102
Filing Dt:
10/03/2017
Publication #:
Pub Dt:
01/25/2018
Title:
INTERCONNECT STRUCTURE WITH REDUNDANT ELECTRICAL CONNECTORS AND ASSOCIATED SYSTEMS AND METHODS
20
Patent #:
Issue Dt:
07/17/2018
Application #:
15725723
Filing Dt:
10/05/2017
Publication #:
Pub Dt:
02/22/2018
Title:
SEMICONDUCTOR PACKAGE AND FABRICATION METHOD THEREOF
21
Patent #:
Issue Dt:
12/17/2019
Application #:
15726281
Filing Dt:
10/05/2017
Publication #:
Pub Dt:
01/17/2019
Title:
SYSTEM FOR OPTIMIZING ROUTING OF COMMUNICATION BETWEEN DEVICES AND RESOURCE REALLOCATION IN A NETWORK
22
Patent #:
Issue Dt:
07/13/2021
Application #:
15726293
Filing Dt:
10/05/2017
Publication #:
Pub Dt:
04/11/2019
Title:
DSP SLICE CONFIGURED TO FORWARD OPERANDS TO ASSOCIATED DSP SLICES
23
Patent #:
Issue Dt:
02/16/2021
Application #:
15726305
Filing Dt:
10/05/2017
Publication #:
Pub Dt:
04/11/2019
Title:
DSP EXECUTION SLICE ARRAY TO PROVIDE OPERANDS TO MULTIPLE LOGIC UNITS
24
Patent #:
Issue Dt:
06/04/2019
Application #:
15728043
Filing Dt:
10/09/2017
Publication #:
Pub Dt:
02/01/2018
Title:
SEMICONDUCTOR DEVICES COMPRISING PROTECTED SIDE SURFACES AND RELATED METHODS
25
Patent #:
Issue Dt:
09/10/2019
Application #:
15728054
Filing Dt:
10/09/2017
Publication #:
Pub Dt:
02/01/2018
Title:
SOLID STATE LIGHTS WITH COOLING STRUCTURES
26
Patent #:
Issue Dt:
10/16/2018
Application #:
15728123
Filing Dt:
10/09/2017
Publication #:
Pub Dt:
02/01/2018
Title:
METHODS OF MANUFACTURING MULTI-DIE SEMICONDUCTOR DEVICE PACKAGES AND RELATED ASSEMBLIES
27
Patent #:
Issue Dt:
01/15/2019
Application #:
15728151
Filing Dt:
10/09/2017
Publication #:
Pub Dt:
02/01/2018
Title:
METHODS AND SYSTEMS FOR DEVICES WITH SELF-SELECTING BUS DECODER
28
Patent #:
Issue Dt:
02/13/2018
Application #:
15729345
Filing Dt:
10/10/2017
Publication #:
Pub Dt:
02/15/2018
Title:
SEMICONDUCTOR MEMORY DEVICE INCLUDING OUTPUT BUFFER
29
Patent #:
Issue Dt:
06/04/2019
Application #:
15729370
Filing Dt:
10/10/2017
Publication #:
Pub Dt:
02/01/2018
Title:
METHODS OF FABRICATING A SEMICONDUCTOR DEVICE
30
Patent #:
Issue Dt:
09/10/2019
Application #:
15729391
Filing Dt:
10/10/2017
Publication #:
Pub Dt:
02/01/2018
Title:
UNIFORM BACK SIDE EXPOSURE OF THROUGH-SILICON VIAS
31
Patent #:
Issue Dt:
08/07/2018
Application #:
15729393
Filing Dt:
10/10/2017
Title:
APPARATUSES AND METHODS FOR PARALLEL I/O OPERATIONS IN A MEMORY
32
Patent #:
Issue Dt:
06/18/2019
Application #:
15729487
Filing Dt:
10/10/2017
Publication #:
Pub Dt:
02/01/2018
Title:
SOLID-STATE TRANSDUCER DEVICES WITH OPTICALLY-TRANSMISSIVE CARRIER SUBSTRATES AND RELATED SYSTEMS, METHODS, AND DEVICES
33
Patent #:
Issue Dt:
04/09/2019
Application #:
15730233
Filing Dt:
10/11/2017
Publication #:
Pub Dt:
04/11/2019
Title:
PIPELINED LATCHES TO PREVENT METASTABILITY
34
Patent #:
Issue Dt:
04/30/2019
Application #:
15730272
Filing Dt:
10/11/2017
Publication #:
Pub Dt:
04/11/2019
Title:
METHODS OF PROCESSING SEMICONDUCTOR DEVICES
35
Patent #:
Issue Dt:
05/21/2019
Application #:
15730552
Filing Dt:
10/11/2017
Publication #:
Pub Dt:
07/19/2018
Title:
APPARATUSES AND METHODS FOR PROVIDING INTERNAL CLOCK SIGNALS OF DIFFERENT CLOCK FREQUENCIES IN A MEMORY DEVICE
36
Patent #:
Issue Dt:
04/16/2019
Application #:
15783606
Filing Dt:
10/13/2017
Publication #:
Pub Dt:
04/18/2019
Title:
APPARATUSES AND METHODS FOR PROVIDING MULTIPHASE CLOCK SIGNALS
37
Patent #:
Issue Dt:
05/07/2019
Application #:
15783688
Filing Dt:
10/13/2017
Publication #:
Pub Dt:
01/24/2019
Title:
APPARATUSES AND METHODS FOR PROVIDING ADDITIONAL DRIVE TO MULTILEVEL SIGNALS REPRESENTING DATA
38
Patent #:
Issue Dt:
10/23/2018
Application #:
15786362
Filing Dt:
10/17/2017
Title:
DLL CIRCUIT HAVING VARIABLE CLOCK DIVIDER
39
Patent #:
Issue Dt:
10/15/2019
Application #:
15786408
Filing Dt:
10/17/2017
Publication #:
Pub Dt:
02/08/2018
Title:
METHODS AND APPARATUSES FOR REQUESTING READY STATUS INFORMATION FROM A MEMORY
40
Patent #:
Issue Dt:
08/27/2019
Application #:
15787321
Filing Dt:
10/18/2017
Publication #:
Pub Dt:
04/18/2019
Title:
Stress Tuned Stiffeners for Micro Electronics Package Warpage Control
41
Patent #:
Issue Dt:
04/30/2019
Application #:
15787471
Filing Dt:
10/18/2017
Publication #:
Pub Dt:
04/18/2019
Title:
SEMICONDUCTOR DEVICE WITH FLEXIBLE CIRCUIT FOR ENABLING NON-DESTRUCTIVE ATTACHING AND DETACHING OF DEVICE TO SYSTEM BOARD
42
Patent #:
NONE
Issue Dt:
Application #:
15788094
Filing Dt:
10/19/2017
Publication #:
Pub Dt:
02/08/2018
Title:
INTERCONNECT STRUCTURE WITH IMPROVED CONDUCTIVE PROPERTIES AND ASSOCIATED SYSTEMS AND METHODS
43
Patent #:
Issue Dt:
05/28/2019
Application #:
15789600
Filing Dt:
10/20/2017
Publication #:
Pub Dt:
04/25/2019
Title:
AUTOCORRELATION AND MEMORY ALLOCATION FOR WIRELESS COMMUNICATION
44
Patent #:
Issue Dt:
06/02/2020
Application #:
15789897
Filing Dt:
10/20/2017
Publication #:
Pub Dt:
04/25/2019
Title:
APPARATUS AND METHODS FOR REFRESHING MEMORY
Assignor
1
Exec Dt:
06/29/2018
Assignee
1
8000 S. FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/31/2024 05:30 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT