Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 061143/0335 | |
| Pages: | 3 |
| | Recorded: | 09/20/2022 | | |
| Attorney Dkt #: | SILP0481USA |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
17948254
|
Filing Dt:
|
09/20/2022
|
|
Publication #:
|
|
Pub Dt:
|
06/01/2023
| | | | |
|
Title:
|
Interface circuit, memory controller and method for calibrating signal processing devices in an interface circuit
|
|
|
Assignee
|
|
|
|
|
| 8F-1, NO.36, TAIYUAN ST., JHUBEI CITY |
| HSINCHU COUNTY, TAIWAN |
|
|
Correspondence name and address
|
| |
WINSTON HSU
|
| |
5F., NO.389, FUHE RD., YONGHE DIST.,
|
| |
NEW TAIPEI CITY, TAIWAN
|
Search Results as of:
05/28/2024 07:38 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
