Total properties:
505
Page
5
of
6
Pages:
1 2 3 4 5 6
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
11840826
|
Filing Dt:
|
08/17/2007
|
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
|
Title:
|
METHOD OF FORMING AN MOS TRANSISTOR AND STRUCTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
11843822
|
Filing Dt:
|
08/23/2007
|
|
Publication #:
|
|
Pub Dt:
|
02/26/2009
| | | | |
|
Title:
|
METHOD OF FORMING AN ESD DETECTOR AND STRUCTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
11858289
|
Filing Dt:
|
09/20/2007
|
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
|
Title:
|
FLIP CHIP STRUCTURE AND METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11859570
|
Filing Dt:
|
09/21/2007
|
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
|
Title:
|
METHOD OF FORMING LOW CAPACITANCE ESD DEVICE AND STRUCTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11859624
|
Filing Dt:
|
09/21/2007
|
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
|
Title:
|
MULTI-CHANNEL ESD DEVICE AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11859638
|
Filing Dt:
|
09/21/2007
|
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
|
Title:
|
METHOD OF FORMING A HIGH CAPACITANCE DIODE AND STRUCTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
11864327
|
Filing Dt:
|
09/28/2007
|
|
Publication #:
|
|
Pub Dt:
|
01/24/2008
| | | | |
|
Title:
|
SELF-ALIGNED TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
11871716
|
Filing Dt:
|
10/12/2007
|
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
|
Title:
|
HIGH TEMPERATURE RANGE ELECTRICAL CIRCUIT TESTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
11881416
|
Filing Dt:
|
07/27/2007
|
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
|
Title:
|
USB SYSTEM WITH SPREAD SPECTRUM EMI REDUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
11912795
|
Filing Dt:
|
10/26/2007
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
|
Title:
|
SINGLE INPUT DUAL OUTPUT VOLTAGE POWER SUPPLY AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
11916508
|
Filing Dt:
|
12/04/2007
|
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
|
Title:
|
Regulated Charge Pump and Method Therefor
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
11917315
|
Filing Dt:
|
12/12/2007
|
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
|
Title:
|
POWER SUPPLY CONTROLLER AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
11917327
|
Filing Dt:
|
12/12/2007
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
|
Title:
|
METHOD OF FORMING A POWER SUPPLY CONTROLLER AND STRUCTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11925017
|
Filing Dt:
|
10/26/2007
|
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
|
Title:
|
HIGH VOLTAGE SENSOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11927989
|
Filing Dt:
|
10/30/2007
|
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
|
Title:
|
DIGITAL POTENTIOMETER INCLUDING PLURAL BULK IMPEDANCE DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11930933
|
Filing Dt:
|
10/31/2007
|
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
|
Title:
|
POWER SUPPLY CONTROLLER AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2012
|
Application #:
|
11931606
|
Filing Dt:
|
10/31/2007
|
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
|
Title:
|
METHOD FOR MANUFACTURING A SEMICONDUCTOR COMPONENT THAT INCLUDES A FIELD PLATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11943578
|
Filing Dt:
|
11/20/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
|
Title:
|
METHOD FOR REDUCING CHARGE LOSS IN ANALOG FLOATING GATE CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2011
|
Application #:
|
11954506
|
Filing Dt:
|
12/12/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
|
Title:
|
PWM CONTROLLER HAVING DRIVE CONTROL WITH INPUT VOLTAGE SENSING AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
11954546
|
Filing Dt:
|
12/12/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
|
Title:
|
METHOD OF FORMING A PWM CONTROLLER AND STRUCTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
11966723
|
Filing Dt:
|
12/28/2007
|
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
|
Title:
|
MONOLITHICALLY INTEGRATED MULTIPLEXER-TRANSLATOR-DEMULTIPLEXER CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
11970326
|
Filing Dt:
|
01/07/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
|
Title:
|
MULTI-PHASE POWER SUPPLY CONTROLLER AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
12012120
|
Filing Dt:
|
01/31/2008
|
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
|
Title:
|
THICK METAL INTERCONNECT WITH METAL PAD CAPS AT SELECTIVE SITES AND PROCESS FOR MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
12012121
|
Filing Dt:
|
01/31/2008
|
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
|
Title:
|
THICK METAL INTERCONNECT WITH METAL PAD CAPS AT SELECTIVE SITES AND PROCESS FOR MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
12014725
|
Filing Dt:
|
01/15/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
|
Title:
|
LOW PASS FILTER INCORPORATING COUPLED INDUCTORS TO ENHANCE STOP BAND ATTENUATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2010
|
Application #:
|
12027692
|
Filing Dt:
|
02/07/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
|
Title:
|
MULTI-FORMAT ALL-DIGITAL MODULATOR AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12027703
|
Filing Dt:
|
02/07/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
|
Title:
|
DIGITAL DATA ENCODING AND DECODING METHOD AND SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
12028292
|
Filing Dt:
|
02/08/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
|
Title:
|
CONFIGURABLE DEMODULATOR AND DEMODULATION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
12049909
|
Filing Dt:
|
03/17/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR COMPONENT WITH A LOW COST LEADFRAME USING A NON-METALLIC BASE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12050491
|
Filing Dt:
|
03/18/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
|
Title:
|
SCALABLE ELECTRICALLY ERASEABLE AND PROGRAMMABLE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12056531
|
Filing Dt:
|
03/27/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
|
Title:
|
METHOD OF FORMING A POWER SUPPLY CONTROLLER AND STRUCTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
12074459
|
Filing Dt:
|
03/03/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR FREQUENCY MODULATING A PERIODIC SIGNAL OF VARYING DUTY CYCLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12091152
|
Filing Dt:
|
04/22/2008
|
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
|
Title:
|
AMPLIFIER CIRCUIT AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
12098369
|
Filing Dt:
|
04/04/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/08/2009
| | | | |
|
Title:
|
TRANSIENT VOLTAGE SUPPRESSOR AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12098813
|
Filing Dt:
|
04/07/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/08/2009
| | | | |
|
Title:
|
METHOD OF FORMING A SEMICONDUCTOR PACKAGE AND STRUCTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
12098847
|
Filing Dt:
|
04/07/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/08/2009
| | | | |
|
Title:
|
METHOD FOR ADJUSTING THRESHOLD VOLTAGE AND CIRCUIT THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
12106777
|
Filing Dt:
|
04/21/2008
|
|
Publication #:
|
|
Pub Dt:
|
11/27/2008
| | | | |
|
Title:
|
NON-VOLATILE MEMORY WITH HIGH RELIABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
12107568
|
Filing Dt:
|
04/22/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/21/2008
| | | | |
|
Title:
|
ENCAPSULATED CHIP SCALE PACKAGE HAVING FLIP-CHIP ON LEAD FRAME STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
12108361
|
Filing Dt:
|
04/23/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
|
Title:
|
METHOD FOR MANUFACTURING AN ENERGY STORAGE DEVICE AND STRUCTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
12112879
|
Filing Dt:
|
04/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
|
Title:
|
NON-VOLATILE MEMORY INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
12126122
|
Filing Dt:
|
05/23/2008
|
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
|
Title:
|
METHOD OF FORMING AN OSCILLATOR CIRCUIT AND STRUCTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
12131295
|
Filing Dt:
|
06/02/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING ENHANCED PERFORMANCE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12134401
|
Filing Dt:
|
06/06/2008
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
|
Title:
|
METHOD OF FORMING A BI-DIRECTIONAL DIODE AND STRUCTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12170202
|
Filing Dt:
|
07/09/2008
|
|
Publication #:
|
|
Pub Dt:
|
01/14/2010
| | | | |
|
Title:
|
METHOD OF FORMING A SHIELDED SEMICONDUCTOR DEVICE AND STRUCTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12170630
|
Filing Dt:
|
07/10/2008
|
|
Publication #:
|
|
Pub Dt:
|
01/14/2010
| | | | |
|
Title:
|
LOW CLAMP VOLTAGE ESD DEVICE AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12172075
|
Filing Dt:
|
07/11/2008
|
|
Publication #:
|
|
Pub Dt:
|
01/14/2010
| | | | |
|
Title:
|
METHOD OF THINNING A SEMICONDUCTOR WAFER USING A FILM FRAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12180440
|
Filing Dt:
|
07/25/2008
|
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
|
Title:
|
METHOD AND APPARATUS OF PROVIDING 2-STAGE ESD PROTECTION FOR HIGH-SPEED INTERFACES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
12188962
|
Filing Dt:
|
08/08/2008
|
|
Publication #:
|
|
Pub Dt:
|
02/26/2009
| | | | |
|
Title:
|
LOW SIDE DRIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
12196983
|
Filing Dt:
|
08/22/2008
|
|
Publication #:
|
|
Pub Dt:
|
02/25/2010
| | | | |
|
Title:
|
CURRENT LIMITED VOLTAGE SUPPLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12206043
|
Filing Dt:
|
09/08/2008
|
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
|
Title:
|
THINNED SEMICONDUCTOR WAFER AND METHOD OF THINNING A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12206516
|
Filing Dt:
|
09/08/2008
|
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING VERTICAL CHARGE-COMPENSATED STRUCTURE AND SUB-SURFACE CONNECTING LAYER AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12206541
|
Filing Dt:
|
09/08/2008
|
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
|
Title:
|
SEMICONDUCTOR TRENCH STRUCTURE HAVING A SEALING PLUG AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12208537
|
Filing Dt:
|
09/11/2008
|
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
|
Title:
|
METHOD OF FORMING AN INTEGRATED SEMICONDUCTOR DEVICE AND STRUCTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
12236718
|
Filing Dt:
|
09/24/2008
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
|
Title:
|
METHOD OF FORMING AN MOS TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
12236947
|
Filing Dt:
|
09/24/2008
|
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
|
Title:
|
POWER SEMICONDUCTOR DEVICE HAVING IMPROVED PERFORMANCE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12332159
|
Filing Dt:
|
12/10/2008
|
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
|
Title:
|
IMPEDANCE COMPENSATED ELECTROSTATIC DISCHARGE CIRCUIT FOR PROTECTION OF HIGH-SPEED INTERFACES AND METHOD OF USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
12359043
|
Filing Dt:
|
01/23/2009
|
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
|
Title:
|
SEMICONDUCTOR COMPONENT AND METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12359445
|
Filing Dt:
|
01/26/2009
|
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
|
Title:
|
METHOD FOR MANUFACTURING A SEMICONDUCTOR COMPONENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2011
|
Application #:
|
12362142
|
Filing Dt:
|
01/29/2009
|
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
|
Title:
|
METHOD FOR MANUFACTURING A SEMICONDUCTOR COMPONENT AND STRUCTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12367667
|
Filing Dt:
|
02/09/2009
|
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
|
Title:
|
METHOD OF FORMING A CONTROL CIRCUIT AND DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12395076
|
Filing Dt:
|
02/27/2009
|
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
|
Title:
|
METHOD OF FORMING LOW CAPACITANCE ESD DEVICE AND STRUCTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
12397444
|
Filing Dt:
|
03/04/2009
|
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
|
Title:
|
METHOD FOR REGULATING TEMPERATURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12408565
|
Filing Dt:
|
03/20/2009
|
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
|
Title:
|
BI-DIRECTIONAL TRANSISTOR WITH BY-PASS PATH AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
12413271
|
Filing Dt:
|
03/27/2009
|
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
|
Title:
|
METHOD OF FORMING A SENSING CIRCUIT AND STRUCTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
12414071
|
Filing Dt:
|
03/30/2009
|
|
Title:
|
METHOD OF FORMING AN EEPROM DEVICE AND STRUCTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
12414862
|
Filing Dt:
|
03/31/2009
|
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
|
Title:
|
PARASITIC ELEMENT COMPENSATION CIRCUIT AND METHOD FOR COMPENSATING FOR THE PARASITIC ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2011
|
Application #:
|
12415009
|
Filing Dt:
|
03/31/2009
|
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
|
Title:
|
METHOD FOR DETECTING A FAULT CONDITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
12428285
|
Filing Dt:
|
04/22/2009
|
|
Title:
|
LEVEL SHIFTING USING CROSS-COUPLED CASCODE TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
12463862
|
Filing Dt:
|
05/11/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/11/2010
| | | | |
|
Title:
|
MONITORING SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
12469544
|
Filing Dt:
|
05/20/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
|
Title:
|
TRANSIENT SUPPRESSION DEVICE AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
12476847
|
Filing Dt:
|
06/02/2009
|
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
|
Title:
|
WIRE BOND AND REDISTRIBUTION LAYER PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
12479223
|
Filing Dt:
|
06/05/2009
|
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
|
Title:
|
SWITCHING POWER SUPPLY CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
12495250
|
Filing Dt:
|
06/30/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
|
Title:
|
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING AN INTEGRATED CIRCUIT WITH TRANSISTORS COUPLED TO EACH OTHER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12495278
|
Filing Dt:
|
06/30/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
|
Title:
|
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING A WELL REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
12495329
|
Filing Dt:
|
06/30/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
|
Title:
|
METHOD FOR STARTING A BRUSHLESS SENSORLESS DC MOTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
12499241
|
Filing Dt:
|
07/08/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
|
Title:
|
EDGE SEAL FOR A SEMICONDUCTOR DEVICE AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
12499429
|
Filing Dt:
|
07/08/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
|
Title:
|
EDGE SEAL FOR A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
12535475
|
Filing Dt:
|
08/04/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
|
Title:
|
METHOD OF FORMING A LEADED MOLDED ARRAY PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
12548293
|
Filing Dt:
|
08/26/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
|
Title:
|
TRANSISTOR DIAGNOSTIC CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
12549100
|
Filing Dt:
|
08/27/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
|
Title:
|
SEMICONDUCTOR COMPONENT AND METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12553706
|
Filing Dt:
|
09/03/2009
|
|
Publication #:
|
|
Pub Dt:
|
01/28/2010
| | | | |
|
Title:
|
METHOD OF FORMING A MOLDED ARRAY PACKAGE DEVICE HAVING AN EXPOSED TAB AND STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12557206
|
Filing Dt:
|
09/10/2009
|
|
Publication #:
|
|
Pub Dt:
|
03/10/2011
| | | | |
|
Title:
|
METHOD FOR DETECTING A CURRENT AND COMPENSATING FOR AN OFFSET VOLTAGE AND CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12560025
|
Filing Dt:
|
09/15/2009
|
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
|
Title:
|
ALIGNMENT OF TRENCH FOR MOS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12570300
|
Filing Dt:
|
09/30/2009
|
|
Publication #:
|
|
Pub Dt:
|
01/28/2010
| | | | |
|
Title:
|
HIGH VOLTAGE SENSOR DEVICE AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
12572870
|
Filing Dt:
|
10/02/2009
|
|
Publication #:
|
|
Pub Dt:
|
04/07/2011
| | | | |
|
Title:
|
GROUND FAULT CIRCUIT INTERRUPTER AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
12574934
|
Filing Dt:
|
10/07/2009
|
|
Publication #:
|
|
Pub Dt:
|
02/04/2010
| | | | |
|
Title:
|
METHOD OF FORMING A LOW CAPACITANCE SEMICONDUCTOR DEVICE AND STRUCTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12579014
|
Filing Dt:
|
10/14/2009
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2011
| | | | |
|
Title:
|
CIRCUIT HAVING SAMPLE AND HOLD FEEDBACK CONTROL AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
12614532
|
Filing Dt:
|
11/09/2009
|
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
|
Title:
|
POWER SUPPLY CONTROLLER AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
12616453
|
Filing Dt:
|
11/11/2009
|
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
|
Title:
|
SEMICONDUCTOR PACKAGE AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
12621951
|
Filing Dt:
|
11/19/2009
|
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
|
Title:
|
CAPACITOR TEST METHOD AND CIRCUIT THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
12630621
|
Filing Dt:
|
12/03/2009
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
|
Title:
|
VERTICAL MOS TRANSISTOR AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12630670
|
Filing Dt:
|
12/03/2009
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
|
Title:
|
METHOD OF FORMING A HIGH CAPACITANCE DIODE AND STRUCTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12632600
|
Filing Dt:
|
12/07/2009
|
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
|
Title:
|
CIRCUIT AND METHOD FOR DETERMINING A CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12633947
|
Filing Dt:
|
12/09/2009
|
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
|
Title:
|
METHOD OF FORMING AN INSULATED GATE FIELD EFFECT TRANSISTOR DEVICE HAVING A SHIELD ELECTRODE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12639580
|
Filing Dt:
|
12/16/2009
|
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
|
Title:
|
POWER FACTOR CONVERTER AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12641173
|
Filing Dt:
|
12/17/2009
|
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
|
Title:
|
POWER SUPPLY CONVERTER AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12651118
|
Filing Dt:
|
12/31/2009
|
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
|
Title:
|
TRANSISTOR AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13196197
|
Filing Dt:
|
08/02/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
|
Title:
|
STITCHING METHODS USING MULTIPLE MICROLITHOGRAPHIC EXPOSE TOOLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
13263319
|
Filing Dt:
|
10/06/2011
|
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
|
Title:
|
CIRCUIT FOR GENERATING A CLOCK SIGNAL FOR INTERLEAVED PFC STAGES AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
13264150
|
Filing Dt:
|
10/12/2011
|
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
|
Title:
|
METHOD OF AND CIRCUIT FOR BROWN-OUT DETECTION
|
|
